[Enter `^Ec?' for help] F0: 102B 0000 F3: 1001 0000 [0200] F3: 1001 0000 F7: 102D 0000 F1: 0000 0000 V0: 0000 0000 [0001] 00: 0007 8000 01: 0000 0000 BP: 0C00 0209 [0000] G0: 1182 0000 EC: 0000 0021 [4000] S7: 0000 0000 [0000] CC: 0000 0000 [0001] T0: 0000 0040 [010F] Jump to BL coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 bootblock starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception Backing address range [0x00000000:0x1000000000000) with new page table @0x0010d000 Mapping address range [0x00000000:0x200000000) as cacheable | read-write | secure | device Backing address range [0x00000000:0x8000000000) with new page table @0x0010e000 Mapping address range [0x00100000:0x00120000) as cacheable | read-write | secure | normal Backing address range [0x00000000:0x40000000) with new page table @0x0010f000 Backing address range [0x00000000:0x00200000) with new page table @0x00110000 Mapping address range [0x00200000:0x00300000) as cacheable | read-write | secure | normal Backing address range [0x00200000:0x00400000) with new page table @0x00111000 Mapping address range [0x00114000:0x00115000) as non-cacheable | read-write | secure | normal WDT: Last reset was cold boot SPI1(PAD0) initialized at 2873684 Hz SPI5(PAD0) initialized at 992727 Hz VBOOT: Loading verstage. SF: Detected 00 0000 with sector size 0x1000, total 0x800000 FMAP: Found "FLASH" version 1.1 at 0x20000. FMAP: base = 0x0 size = 0x800000 #areas = 25 FMAP: area COREBOOT found @ 21000 (4014080 bytes) CBFS: mcache @0x00107c00 built for 77 files, used 0x1104 of 0x1800 bytes CBFS: Found 'fallback/verstage' @0x75500 size 0xa1eb in mcache @0x00108150 read SPI 0x96554 0xa1eb: 4591 us, 9028 KB/s, 72.224 Mbps coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 verstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception FMAP: area RW_NVRAM found @ 57b000 (8192 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 Probing TPM: . done! TPM ready after 0 ms Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593bf581c Initialized TPM device CR50 revision 0 tlcl_send_startup: Startup return code is 0 TPM: setup succeeded src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1007 return code 0 src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1008 return code 0 VB2:secdata_kernel_check_v1() secdata_kernel: incomplete data (missing 27 bytes) src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1008 return code 0 out: cmd=0xd: 03 f0 0d 00 00 00 00 00 in-header: 03 07 00 00 08 00 00 00 in-data: aa e4 47 04 13 02 00 00 Chrome EC: UHEPI supported out: cmd=0xa4: 03 4c a4 00 00 00 0c 00 00 01 00 00 00 00 00 00 00 00 00 00 in-header: 03 ad 00 00 08 00 00 00 in-data: 00 20 20 08 00 00 00 00 Phase 1 FMAP: area GBB found @ 3f5000 (12032 bytes) VB2:vb2_check_recovery() Recovery reason from previous boot: 0x1b / 0x7 VB2:vb2_check_recovery() We have a recovery request: 0x1b / 0x7 Recovery requested (1009000e) TPM: Extending digest for VBOOT: boot mode into PCR 0 tlcl_extend: response is 0 TPM: Extending digest for VBOOT: GBB HWID into PCR 1 tlcl_extend: response is 0 CBFS: Found 'fallback/romstage' @0x80 size 0x2173b in mcache @0x00107c2c read SPI 0x210d4 0x2173b: 15137 us, 9051 KB/s, 72.408 Mbps BS: bootblock times (exec / console): total (unknown) / 148 ms coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 romstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception pmic_efuse_setting: Set efuses in 11 msecs pmwrap_interface_init: Select PMIF_VLD_RDY [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M00: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M01: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M02: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M03: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M04: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M05: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M06: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M07: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M08: 0xc9c [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M09: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M10: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M11: 0xc9c [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M12: 0xc9c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M01 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M02 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M03 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M04 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M05 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M06 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M07 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M08 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M09 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M10 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M11 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M12 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_bblpm_switch,193: M02 BBLPM SWITCH: 0x1c070caa [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M00: 0x1c070c92 [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M02: 0x1c070ca2 [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M07: 0x1c070c82 [SRCLKEN_RC]rc_dump_reg_info,132: SRCLKEN_RC_CFG:0x10 [SRCLKEN_RC]rc_dump_reg_info,133: RC_CENTRAL_CFG1:0x401425 [SRCLKEN_RC]rc_dump_reg_info,134: RC_CENTRAL_CFG2:0x1010 [SRCLKEN_RC]rc_dump_reg_info,135: RC_CENTRAL_CFG3:0x400f [SRCLKEN_RC]rc_dump_reg_info,136: RC_CENTRAL_CFG4:0x20000 [SRCLKEN_RC]rc_dump_reg_info,137: RC_DCXO_FPM_CFG:0x8 [SRCLKEN_RC]rc_dump_reg_info,138: SUBSYS_INTF_CFG:0x1041efb [SRCLKEN_RC]rc_dump_reg_info,139: RC_SPI_STA_0:0x40010698 [SRCLKEN_RC]rc_dump_reg_info,140: RC_PI_PO_STA:0xd15c3 [SRCLKEN_RC]rc_dump_reg_info,144: M00: 0x1c070c92 [SRCLKEN_RC]rc_dump_reg_info,144: M01: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M02: 0x1c070ca2 [SRCLKEN_RC]rc_dump_reg_info,144: M03: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M04: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M05: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M06: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M07: 0x1c070c82 [SRCLKEN_RC]rc_dump_reg_info,144: M08: 0xc8c [SRCLKEN_RC]rc_dump_reg_info,144: M09: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M10: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M11: 0xc8c [SRCLKEN_RC]rc_dump_reg_info,144: M12: 0xc8c [CLKBUF]dump_clkbuf_log,60: DCXO_CW00/09/12/13/15/19=0x624d 0x53f0 0x8100 0x4c 0xf0f 0x9248 [CLKBUF]dump_clkbuf_log,71: spi_con1/ldo_rf_op/ldo_bb_op/ldo_rf_en/ldo_bb_en=0x1 0x1 0x1 0x1 0x1 [CLKBUF]dump_clkbuf_log,74: clk buf vrfck_hv_en=0x0 [CLKBUF]dump_clkbuf_log,60: DCXO_CW00/09/12/13/15/19=0x4005 0x1f0 0x8100 0x4c 0xf0f 0x9248 [CLKBUF]dump_clkbuf_log,71: spi_con1/ldo_rf_op/ldo_bb_op/ldo_rf_en/ldo_bb_en=0x1 0x1 0x1 0x0 0x0 [CLKBUF]dump_clkbuf_log,74: clk buf vrfck_hv_en=0x0 [RTC]rtc_boot,324: PMIC_RG_SCK_TOP_CON0,0x50c:0x1 [RTC]rtc_boot,327: PMIC_RG_SCK_TOP_CON0,0x50c:0x1 [RTC]rtc_enable_dcxo,68: con=0x486, osc32con=0xde6f, sec=0x1f [RTC]rtc_check_state,173: con=486, pwrkey1=a357, pwrkey2=67d2 [RTC]rtc_osc_init,62: osc32con val = 0xde6f [RTC]rtc_eosc_cali,20: PMIC_RG_FQMTR_CKSEL=0x4a [RTC]rtc_get_frequency_meter,154: input=15, output=791 [RTC]rtc_get_frequency_meter,154: input=23, output=978 [RTC]rtc_get_frequency_meter,154: input=19, output=884 [RTC]rtc_get_frequency_meter,154: input=17, output=837 [RTC]rtc_get_frequency_meter,154: input=16, output=812 [RTC]rtc_get_frequency_meter,154: input=15, output=790 [RTC]rtc_get_frequency_meter,154: input=16, output=813 [RTC]rtc_eosc_cali,47: left: 15, middle: 15, right: 16 [RTC]rtc_osc_init,66: EOSC32 cali val = 0xde6f [RTC]rtc_boot_common,202: RTC_STATE_REBOOT [RTC]rtc_boot_common,220: irqsta=0, bbpu=81, con=486 [RTC]rtc_bbpu_power_on,298: rtc_write_trigger=1 [RTC]rtc_bbpu_power_on,300: done BBPU=0x81 ADC[4]: Raw value=901328 ID=7 ADC[3]: Raw value=213336 ID=1 RAM Code: 0x71 FMAP: area COREBOOT found @ 21000 (4014080 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 CBFS: Found 'sdram-lpddr4x-DISCRETE-2RANK-8GB-BYTE-MODE' @0x75280 size 0x8 in mcache @0x00108014 DRAM-K: ddr_type: DSC, config_dvfs: 1, ddr_geometry: 2CH_2RK_8GB_4_4_BYTE out: cmd=0xd: 03 f0 0d 00 00 00 00 00 in-header: 03 07 00 00 08 00 00 00 in-data: aa e4 47 04 13 02 00 00 Chrome EC: UHEPI supported out: cmd=0xa4: 03 4c a4 00 00 00 0c 00 00 01 00 00 00 00 00 00 00 00 00 00 in-header: 03 ed 00 00 08 00 00 00 in-data: 80 20 60 08 00 00 00 00 MRC: failed to locate region type 0. DRAM-K: Invalid data in flash (size: 0xffffffffffffffff, expected: 0xcf0) DRAM-K: Running full calibration DRAM-K: ddr_type: DSC, config_dvfs: 1, ddr_geometry: 2CH_2RK_8GB_4_4_BYTE header.status = 0x0 header.version = 0x6 (expected: 0x6) header.size = 0xd00 (expected: 0xd00) header.flags = 0x0 CBFS: Found 'fallback/dram' @0x51540 size 0x1c583 in mcache @0x00107e40 read SPI 0x72590 0x1c583: 12499 us, 9288 KB/s, 74.304 Mbps dram_init: MediaTek DRAM firmware version: 1.6.3, accepting param version 6 dram_init: ddr_geometry: 2 [EMI] MDL number = 2 [EMI] Get MDL freq = 0 dram_init: ddr_type: 0 is_discrete_lpddr4: 1 [Set_DRAM_Pinmux_Sel] DRAMPinmux = 0 [Bian_co] ETT version 0.0.0.1 dram_type 6, R0 cbt_mode 1, R1 cbt_mode 1 VENDOR=6 dramc_set_vcore_voltage set vcore to 650000 Read voltage for 800, 4 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 dram_init: config_dvfs: 1 [FAST_K] DramcSave_Time_For_Cal_Init SHU6, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 [SwImpedanceCal] DRVP=7, DRVN=17, ODTN=10 freq_region=0, Reg: DRVP=7, DRVN=17, ODTN=10 [SwImpedanceCal] DRVP=12, DRVN=25, ODTN=9 freq_region=1, Reg: DRVP=12, DRVN=25, ODTN=9 MEM_TYPE=3, freq_sel=18 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1600 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 800 CA_MCKIO = 800 MCKIO_SEMI = 0 PLL_FREQ = 3068 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1600,PCW = 0X7600 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 40 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 13 dramType 5, freq 800, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=1600, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (2,1) DQS_OE = (1,6) [EMI DOE] emi_dcm 0 [UpdateDFSTbltoDDR3200] Get Highest Freq is 1600 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 37 (7~68) winsize 62 [CA 1] Center 37 (6~68) winsize 63 [CA 2] Center 35 (4~66) winsize 63 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (3~65) winsize 63 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (7~68),Diff = 4 PI (28 cell) CA1 delay=37 (6~68),Diff = 4 PI (28 cell) CA2 delay=35 (4~66),Diff = 2 PI (14 cell) CA3 delay=34 (4~65),Diff = 1 PI (7 cell) CA4 delay=34 (3~65),Diff = 1 PI (7 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 5 (0~36) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 37 (7~68) winsize 62 [CA 1] Center 37 (6~68) winsize 63 [CA 2] Center 35 (4~66) winsize 63 [CA 3] Center 35 (4~66) winsize 63 [CA 4] Center 33 (3~64) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (7~68),Diff = 4 PI (28 cell) CA1 delay=37 (6~68),Diff = 4 PI (28 cell) CA2 delay=35 (4~66),Diff = 2 PI (14 cell) CA3 delay=34 (4~65),Diff = 1 PI (7 cell) CA4 delay=33 (3~64),Diff = 0 PI (0 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 6 (0~38) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 28 => 28 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 1) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 2323 2323 | 0 1 | (0 0) (1 1) 0 9 12 | B1->B0 | 2525 2f2f | 0 1 | (0 0) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 8 | B1->B0 | 3434 3030 | 1 0 | (1 0) (0 0) 0 10 12 | B1->B0 | 2f2f 2525 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 2323 2f2f | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 3535 4141 | 1 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4545 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 10) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 10) best DQS0 dly(MCK, UI, PI) = (0, 14, 10) best DQS1 dly(MCK, UI, PI) = (0, 14, 10) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 10) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=222, Bit 0, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 1, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 2, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 3, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 4, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 5, Center 69 (-50 ~ 189) 240 iDelay=222, Bit 6, Center 93 (-34 ~ 221) 256 iDelay=222, Bit 7, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 8, Center 69 (-50 ~ 189) 240 iDelay=222, Bit 9, Center 69 (-50 ~ 189) 240 iDelay=222, Bit 10, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 11, Center 69 (-50 ~ 189) 240 iDelay=222, Bit 12, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 13, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 14, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 15, Center 85 (-34 ~ 205) 240 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 85, DQM1 = 77 DQ Delay: DQ0 =85, DQ1 =85, DQ2 =85, DQ3 =85 DQ4 =85, DQ5 =69, DQ6 =93, DQ7 =93 DQ8 =69, DQ9 =69, DQ10 =77, DQ11 =69 DQ12 =85, DQ13 =77, DQ14 =85, DQ15 =85 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 5, minWin=26, winSum=436 TX Vref=24, minBit 0, minWin=27, winSum=443 TX Vref=26, minBit 5, minWin=27, winSum=445 TX Vref=28, minBit 4, minWin=28, winSum=455 TX Vref=30, minBit 3, minWin=27, winSum=449 TX Vref=32, minBit 2, minWin=28, winSum=453 [TxChooseVref] Worse bit 4, Min win 28, Win sum 455, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH0 RK0 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -95 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Set Vref, RX VrefLevel [Byte0]: 76 [Byte1]: 76 Final RX Vref Byte 0 = 62 to rank0 Final RX Vref Byte 1 = 57 to rank0 Final RX Vref Byte 0 = 62 to rank1 Final RX Vref Byte 1 = 57 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 87, DQM1 = 79 DQ Delay: DQ0 =88, DQ1 =92, DQ2 =84, DQ3 =84 DQ4 =88, DQ5 =76, DQ6 =92, DQ7 =92 DQ8 =68, DQ9 =68, DQ10 =80, DQ11 =76 DQ12 =84, DQ13 =80, DQ14 =92, DQ15 =88 [DQSOSCAuto] RK0, (LSB)MR18= 0x2810, (MSB)MR19= 0x606, tDQSOscB0 = 405 ps tDQSOscB1 = 399 ps CH0 RK0: MR19=606, MR18=2810 CH0_RK0: MR19=0x606, MR18=0x2810, DQSOSC=399, MR23=63, INC=92, DEC=61 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 31 => 31 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 0) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 0) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 1) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 2323 2d2d | 0 0 | (0 0) (0 0) 0 9 12 | B1->B0 | 2f2f 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 3434 3333 | 1 0 | (1 1) (0 1) 0 10 8 | B1->B0 | 3131 2525 | 0 0 | (1 0) (0 0) 0 10 12 | B1->B0 | 2525 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2323 2828 | 0 0 | (0 0) (1 1) 0 11 8 | B1->B0 | 2d2d 3f3f | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 3f3f 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 6) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 8) best DQS0 dly(MCK, UI, PI) = (0, 14, 6) best DQS1 dly(MCK, UI, PI) = (0, 14, 8) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 6) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 8) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=206, Bit 0, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 1, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 2, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 3, Center 77 (-50 ~ 205) 256 iDelay=206, Bit 4, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 5, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 6, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 7, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 8, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 9, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 10, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 11, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 12, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 13, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 14, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 15, Center 85 (-34 ~ 205) 240 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 84, DQM1 = 75 DQ Delay: DQ0 =85, DQ1 =85, DQ2 =85, DQ3 =77 DQ4 =85, DQ5 =69, DQ6 =93, DQ7 =93 DQ8 =69, DQ9 =69, DQ10 =69, DQ11 =69 DQ12 =69, DQ13 =85, DQ14 =85, DQ15 =85 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =582 (2 ,1, 38) DQ OEN =(1 ,6) Update DQM dly =582 (2 ,1, 38) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 3, minWin=27, winSum=447 TX Vref=24, minBit 3, minWin=27, winSum=447 TX Vref=26, minBit 9, minWin=27, winSum=450 TX Vref=28, minBit 3, minWin=27, winSum=455 TX Vref=30, minBit 5, minWin=28, winSum=458 TX Vref=32, minBit 4, minWin=28, winSum=455 [TxChooseVref] Worse bit 5, Min win 28, Win sum 458, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =582 (2 ,1, 38) DQ OEN =(1 ,6) Update DQM dly =582 (2 ,1, 38) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH0 RK1 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -95 -> 252, step: 8 iDelay=209, Bit 0, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 1, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 2, Center 84 (-31 ~ 200) 232 iDelay=209, Bit 3, Center 84 (-31 ~ 200) 232 iDelay=209, Bit 4, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 5, Center 76 (-39 ~ 192) 232 iDelay=209, Bit 6, Center 96 (-15 ~ 208) 224 iDelay=209, Bit 7, Center 96 (-15 ~ 208) 224 iDelay=209, Bit 8, Center 68 (-39 ~ 176) 216 iDelay=209, Bit 9, Center 68 (-39 ~ 176) 216 iDelay=209, Bit 10, Center 80 (-31 ~ 192) 224 iDelay=209, Bit 11, Center 68 (-39 ~ 176) 216 iDelay=209, Bit 12, Center 80 (-31 ~ 192) 224 iDelay=209, Bit 13, Center 84 (-23 ~ 192) 216 iDelay=209, Bit 14, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 15, Center 88 (-23 ~ 200) 224 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 87, DQM1 = 78 DQ Delay: DQ0 =88, DQ1 =88, DQ2 =84, DQ3 =84 DQ4 =88, DQ5 =76, DQ6 =96, DQ7 =96 DQ8 =68, DQ9 =68, DQ10 =80, DQ11 =68 DQ12 =80, DQ13 =84, DQ14 =88, DQ15 =88 [DQSOSCAuto] RK1, (LSB)MR18= 0x2e17, (MSB)MR19= 0x606, tDQSOscB0 = 404 ps tDQSOscB1 = 398 ps CH0 RK1: MR19=606, MR18=2E17 CH0_RK1: MR19=0x606, MR18=0x2E17, DQSOSC=398, MR23=63, INC=93, DEC=62 [RxdqsGatingPostProcess] freq 800 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 10, RK1: 10, Final_Datlat 10 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 36 (6~66) winsize 61 [CA 1] Center 36 (6~66) winsize 61 [CA 2] Center 35 (5~65) winsize 61 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~66),Diff = 3 PI (21 cell) CA1 delay=36 (6~66),Diff = 3 PI (21 cell) CA2 delay=35 (5~65),Diff = 2 PI (14 cell) CA3 delay=33 (3~64),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 1 PI (7 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 4 (0~35) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 36 (6~66) winsize 61 [CA 1] Center 36 (6~66) winsize 61 [CA 2] Center 33 (3~64) winsize 62 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~66),Diff = 3 PI (21 cell) CA1 delay=36 (6~66),Diff = 3 PI (21 cell) CA2 delay=34 (5~64),Diff = 1 PI (7 cell) CA3 delay=33 (3~64),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 1 PI (7 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 5 (0~37) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 26 => 26 Write leveling (Byte 1): 31 => 31 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 1 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 1) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 1) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 2323 2525 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 3434 | 1 0 | (1 1) (0 0) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3535 3434 | 0 1 | (0 0) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3535 3434 | 0 1 | (0 0) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 8 | B1->B0 | 2e2e 2f2f | 0 1 | (0 0) (1 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 3030 3030 | 1 0 | (0 0) (1 1) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 6) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 8) best DQS0 dly(MCK, UI, PI) = (0, 14, 8) best DQS1 dly(MCK, UI, PI) = (0, 14, 6) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 8) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 6) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=206, Bit 0, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 1, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 2, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 3, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 4, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 5, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 6, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 7, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 8, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 9, Center 61 (-50 ~ 173) 224 iDelay=206, Bit 10, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 11, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 12, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 13, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 14, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 15, Center 85 (-34 ~ 205) 240 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 84, DQM1 = 76 DQ Delay: DQ0 =93, DQ1 =77, DQ2 =69, DQ3 =85 DQ4 =85, DQ5 =93, DQ6 =93, DQ7 =77 DQ8 =69, DQ9 =61, DQ10 =69, DQ11 =69 DQ12 =85, DQ13 =85, DQ14 =85, DQ15 =85 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =582 (2 ,1, 38) DQ OEN =(1 ,6) Update DQM dly =582 (2 ,1, 38) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 4, minWin=27, winSum=442 TX Vref=24, minBit 0, minWin=27, winSum=441 TX Vref=26, minBit 8, minWin=27, winSum=449 TX Vref=28, minBit 9, minWin=27, winSum=450 TX Vref=30, minBit 2, minWin=28, winSum=453 TX Vref=32, minBit 9, minWin=27, winSum=452 [TxChooseVref] Worse bit 2, Min win 28, Win sum 453, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =581 (2 ,1, 37) DQ OEN =(1 ,6) Update DQM dly =581 (2 ,1, 37) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH1 RK0 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -95 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Set Vref, RX VrefLevel [Byte0]: 76 [Byte1]: 76 Set Vref, RX VrefLevel [Byte0]: 77 [Byte1]: 77 Set Vref, RX VrefLevel [Byte0]: 78 [Byte1]: 78 Final RX Vref Byte 0 = 67 to rank0 Final RX Vref Byte 1 = 58 to rank0 Final RX Vref Byte 0 = 67 to rank1 Final RX Vref Byte 1 = 58 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 83, DQM1 = 74 DQ Delay: DQ0 =88, DQ1 =76, DQ2 =72, DQ3 =84 DQ4 =80, DQ5 =96, DQ6 =96, DQ7 =76 DQ8 =60, DQ9 =60, DQ10 =76, DQ11 =72 DQ12 =84, DQ13 =84, DQ14 =84, DQ15 =76 [DQSOSCAuto] RK0, (LSB)MR18= 0x26fb, (MSB)MR19= 0x605, tDQSOscB0 = 411 ps tDQSOscB1 = 400 ps CH1 RK0: MR19=605, MR18=26FB CH1_RK0: MR19=0x605, MR18=0x26FB, DQSOSC=400, MR23=63, INC=92, DEC=61 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 28 => 28 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 0) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 1 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 1) 0 8 4 | B1->B0 | 2423 2323 | 1 0 | (1 0) (1 0) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2a2a | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 3131 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3535 3434 | 0 1 | (0 0) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3535 3434 | 0 1 | (0 0) (1 1) 0 10 4 | B1->B0 | 3030 2e2e | 0 1 | (0 0) (1 0) 0 10 8 | B1->B0 | 2828 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2a2a 3636 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 3c3c 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 2) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 8) best DQS0 dly(MCK, UI, PI) = (0, 14, 2) best DQS1 dly(MCK, UI, PI) = (0, 14, 8) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 2) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 8) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=206, Bit 0, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 1, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 2, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 3, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 4, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 5, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 6, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 7, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 8, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 9, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 10, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 11, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 12, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 13, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 14, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 15, Center 85 (-34 ~ 205) 240 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 81, DQM1 = 78 DQ Delay: DQ0 =85, DQ1 =77, DQ2 =69, DQ3 =77 DQ4 =77, DQ5 =93, DQ6 =93, DQ7 =77 DQ8 =69, DQ9 =69, DQ10 =77, DQ11 =69 DQ12 =85, DQ13 =85, DQ14 =85, DQ15 =85 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 1, minWin=27, winSum=443 TX Vref=24, minBit 8, minWin=27, winSum=442 TX Vref=26, minBit 1, minWin=27, winSum=444 TX Vref=28, minBit 11, minWin=27, winSum=445 TX Vref=30, minBit 13, minWin=27, winSum=448 TX Vref=32, minBit 0, minWin=28, winSum=448 [TxChooseVref] Worse bit 0, Min win 28, Win sum 448, Final Vref 32 Final TX Range 1 Vref 32 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH1 RK1 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -95 -> 252, step: 8 iDelay=201, Bit 0, Center 84 (-23 ~ 192) 216 iDelay=201, Bit 1, Center 72 (-39 ~ 184) 224 iDelay=201, Bit 2, Center 68 (-47 ~ 184) 232 iDelay=201, Bit 3, Center 80 (-31 ~ 192) 224 iDelay=201, Bit 4, Center 80 (-31 ~ 192) 224 iDelay=201, Bit 5, Center 92 (-15 ~ 200) 216 iDelay=201, Bit 6, Center 88 (-23 ~ 200) 224 iDelay=201, Bit 7, Center 76 (-31 ~ 184) 216 iDelay=201, Bit 8, Center 64 (-55 ~ 184) 240 iDelay=201, Bit 9, Center 64 (-47 ~ 176) 224 iDelay=201, Bit 10, Center 76 (-39 ~ 192) 232 iDelay=201, Bit 11, Center 68 (-47 ~ 184) 232 iDelay=201, Bit 12, Center 84 (-31 ~ 200) 232 iDelay=201, Bit 13, Center 84 (-31 ~ 200) 232 iDelay=201, Bit 14, Center 84 (-31 ~ 200) 232 iDelay=201, Bit 15, Center 84 (-31 ~ 200) 232 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 80, DQM1 = 76 DQ Delay: DQ0 =84, DQ1 =72, DQ2 =68, DQ3 =80 DQ4 =80, DQ5 =92, DQ6 =88, DQ7 =76 DQ8 =64, DQ9 =64, DQ10 =76, DQ11 =68 DQ12 =84, DQ13 =84, DQ14 =84, DQ15 =84 [DQSOSCAuto] RK1, (LSB)MR18= 0x1f2a, (MSB)MR19= 0x606, tDQSOscB0 = 399 ps tDQSOscB1 = 402 ps CH1 RK1: MR19=606, MR18=1F2A CH1_RK1: MR19=0x606, MR18=0x1F2A, DQSOSC=399, MR23=63, INC=92, DEC=61 [RxdqsGatingPostProcess] freq 800 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 10, RK1: 10, Final_Datlat 10 sync_frequency_calibration_params sync calibration params of frequency 800 to shu:4 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1600 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [GetDramInforAfterCalByMRR] Vendor 6. [GetDramInforAfterCalByMRR] Revision 606. [GetDramInforAfterCalByMRR] Revision 2 0. MR0 0x3b3b MR8 0x5151 RK0, DieNum 2, Density 16Gb, RKsize 32Gb. MR0 0x3b3b MR8 0x5151 RK1, DieNum 2, Density 16Gb, RKsize 32Gb. [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 44, TRFC_05T 0, TXREFCNT 58, TRFCpb 16, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc [FAST_K] Save calibration result to emmc dram_init: config_dvfs: 1 dramc_set_vcore_voltage set vcore to 662500 Read voltage for 1200, 2 Vio18 = 0 Vcore = 662500 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU5, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=15 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 0 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 2400 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 0 CA_PREDIV_EN = 0 PH8_DLY = 17 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 1200 CA_MCKIO = 1200 MCKIO_SEMI = 0 PLL_FREQ = 2366 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 2400,PCW = 0X5b00 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] DLL <<<<<<<< [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:2 B1:-1 CA:1 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = -4 [-4] MAX Duty = 5031%(X100), DQS PI = 4 [-4] MIN Duty = 4875%(X100), DQS PI = 30 [-4] AVG Duty = 4953%(X100) CH0 CLK Duty spec in!! Max-Min= 156% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5125%(X100), DQS PI = 48 [0] MIN Duty = 5000%(X100), DQS PI = 12 [0] AVG Duty = 5062%(X100) ==DQS 1 == Final DQS duty delay cell = -4 [-4] MAX Duty = 5124%(X100), DQS PI = 18 [-4] MIN Duty = 5000%(X100), DQS PI = 44 [-4] AVG Duty = 5062%(X100) CH0 DQS 0 Duty spec in!! Max-Min= 125% CH0 DQS 1 Duty spec in!! Max-Min= 124% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5000%(X100), DQS PI = 54 [0] MIN Duty = 4875%(X100), DQS PI = 4 [0] AVG Duty = 4937%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 62 [0] MIN Duty = 4969%(X100), DQS PI = 58 [0] AVG Duty = 5062%(X100) CH0 DQM 0 Duty spec in!! Max-Min= 125% CH0 DQM 1 Duty spec in!! Max-Min= 187% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = -4 [-4] MAX Duty = 5031%(X100), DQS PI = 0 [-4] MIN Duty = 4907%(X100), DQS PI = 10 [-4] AVG Duty = 4969%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5031%(X100), DQS PI = 18 [0] MIN Duty = 4907%(X100), DQS PI = 46 [0] AVG Duty = 4969%(X100) CH0 DQ 0 Duty spec in!! Max-Min= 124% CH0 DQ 1 Duty spec in!! Max-Min= 124% [DutyScan_Calibration_Flow] ====Done==== == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:1 B1:1 CA:2 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 24 [0] MIN Duty = 4938%(X100), DQS PI = 48 [0] AVG Duty = 5047%(X100) CH1 CLK Duty spec in!! Max-Min= 218% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5031%(X100), DQS PI = 18 [0] MIN Duty = 4844%(X100), DQS PI = 48 [0] AVG Duty = 4937%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 36 [0] MIN Duty = 4907%(X100), DQS PI = 30 [0] AVG Duty = 4984%(X100) CH1 DQS 0 Duty spec in!! Max-Min= 187% CH1 DQS 1 Duty spec in!! Max-Min= 155% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 18 [0] MIN Duty = 4876%(X100), DQS PI = 48 [0] AVG Duty = 4984%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 62 [0] MIN Duty = 4938%(X100), DQS PI = 20 [0] AVG Duty = 5047%(X100) CH1 DQM 0 Duty spec in!! Max-Min= 217% CH1 DQM 1 Duty spec in!! Max-Min= 218% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5124%(X100), DQS PI = 18 [0] MIN Duty = 4938%(X100), DQS PI = 50 [0] AVG Duty = 5031%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 40 [0] MIN Duty = 5000%(X100), DQS PI = 2 [0] AVG Duty = 5046%(X100) CH1 DQ 0 Duty spec in!! Max-Min= 186% CH1 DQ 1 Duty spec in!! Max-Min= 93% [DutyScan_Calibration_Flow] ====Done==== nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 7 dramType 5, freq 1200, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:4-WL:12 [TX_path_calculate] data rate=2400, WL=12, DQS_TotalUI=25 [TX_path_calculate] DQS = (3,1) DQS_OE = (2,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 40 (10~71) winsize 62 [CA 1] Center 39 (9~70) winsize 62 [CA 2] Center 36 (6~67) winsize 62 [CA 3] Center 35 (5~66) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=40 (10~71),Diff = 6 PI (28 cell) CA1 delay=39 (9~70),Diff = 5 PI (24 cell) CA2 delay=36 (6~67),Diff = 2 PI (9 cell) CA3 delay=35 (5~66),Diff = 1 PI (4 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 7 (0~38) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 39 (9~70) winsize 62 [CA 1] Center 40 (10~70) winsize 61 [CA 2] Center 36 (6~67) winsize 62 [CA 3] Center 35 (5~66) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=40 (10~70),Diff = 6 PI (28 cell) CA1 delay=40 (10~70),Diff = 6 PI (28 cell) CA2 delay=36 (6~67),Diff = 2 PI (9 cell) CA3 delay=35 (5~66),Diff = 1 PI (4 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 8 (0~41) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 31 => 31 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2524 3333 | 1 1 | (0 0) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 0 1 | (0 0) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 0 0 | B1->B0 | 3434 3232 | 1 0 | (1 0) (0 1) 1 0 4 | B1->B0 | 2828 2323 | 0 0 | (0 0) (1 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 2323 2b2b | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 3939 4444 | 0 0 | (0 0) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 4 4 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 4 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 4, 2) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 4, 2) best DQS0 dly(MCK, UI, PI) = (1, 4, 2) best DQS1 dly(MCK, UI, PI) = (1, 4, 2) best DQS0 P1 dly(MCK, UI, PI) = (1, 8, 2) best DQS1 P1 dly(MCK, UI, PI) = (1, 8, 2) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 115 (40 ~ 191) 152 iDelay=200, Bit 1, Center 115 (40 ~ 191) 152 iDelay=200, Bit 2, Center 115 (40 ~ 191) 152 iDelay=200, Bit 3, Center 111 (40 ~ 183) 144 iDelay=200, Bit 4, Center 115 (40 ~ 191) 152 iDelay=200, Bit 5, Center 111 (40 ~ 183) 144 iDelay=200, Bit 6, Center 123 (48 ~ 199) 152 iDelay=200, Bit 7, Center 123 (48 ~ 199) 152 iDelay=200, Bit 8, Center 95 (24 ~ 167) 144 iDelay=200, Bit 9, Center 95 (24 ~ 167) 144 iDelay=200, Bit 10, Center 107 (40 ~ 175) 136 iDelay=200, Bit 11, Center 99 (32 ~ 167) 136 iDelay=200, Bit 12, Center 111 (40 ~ 183) 144 iDelay=200, Bit 13, Center 115 (48 ~ 183) 136 iDelay=200, Bit 14, Center 119 (48 ~ 191) 144 iDelay=200, Bit 15, Center 115 (48 ~ 183) 136 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 116, DQM1 = 107 DQ Delay: DQ0 =115, DQ1 =115, DQ2 =115, DQ3 =111 DQ4 =115, DQ5 =111, DQ6 =123, DQ7 =123 DQ8 =95, DQ9 =95, DQ10 =107, DQ11 =99 DQ12 =111, DQ13 =115, DQ14 =119, DQ15 =115 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =851 (3 ,2, 19) DQ OEN =(2 ,7) Update DQM dly =851 (3 ,2, 19) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =846 (3 ,2, 14) DQ OEN =(2 ,7) Update DQM dly =846 (3 ,2, 14) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 5, minWin=24, winSum=416 TX Vref=24, minBit 7, minWin=24, winSum=424 TX Vref=26, minBit 1, minWin=26, winSum=429 TX Vref=28, minBit 3, minWin=26, winSum=436 TX Vref=30, minBit 1, minWin=26, winSum=435 TX Vref=32, minBit 1, minWin=26, winSum=434 [TxChooseVref] Worse bit 3, Min win 26, Win sum 436, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =850 (3 ,2, 18) DQ OEN =(2 ,7) Update DQM dly =850 (3 ,2, 18) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =846 (3 ,2, 14) DQ OEN =(2 ,7) Update DQM dly =846 (3 ,2, 14) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH0 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -21 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 51 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 51 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 115, DQM1 = 104 DQ Delay: DQ0 =114, DQ1 =114, DQ2 =112, DQ3 =114 DQ4 =116, DQ5 =110, DQ6 =120, DQ7 =122 DQ8 =92, DQ9 =90, DQ10 =104, DQ11 =96 DQ12 =114, DQ13 =110, DQ14 =118, DQ15 =112 [DQSOSCAuto] RK0, (LSB)MR18= 0xfcec, (MSB)MR19= 0x303, tDQSOscB0 = 418 ps tDQSOscB1 = 411 ps CH0 RK0: MR19=303, MR18=FCEC CH0_RK0: MR19=0x303, MR18=0xFCEC, DQSOSC=411, MR23=63, INC=38, DEC=25 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2f2f 3434 | 0 1 | (0 0) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 3434 | 1 0 | (1 1) (0 0) 0 15 28 | B1->B0 | 3434 2424 | 1 1 | (1 1) (1 0) 1 0 0 | B1->B0 | 2f2f 2828 | 1 1 | (1 0) (1 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2323 2f2f | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 2323 4545 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 2d2c 3d3d | 1 1 | (0 0) (0 0) 1 1 4 | B1->B0 | 4444 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 26) 1 4 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 4, 0) best DQS0 dly(MCK, UI, PI) = (1, 3, 26) best DQS1 dly(MCK, UI, PI) = (1, 4, 0) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 26) best DQS1 P1 dly(MCK, UI, PI) = (1, 8, 0) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 115 (40 ~ 191) 152 iDelay=200, Bit 1, Center 115 (40 ~ 191) 152 iDelay=200, Bit 2, Center 111 (40 ~ 183) 144 iDelay=200, Bit 3, Center 115 (40 ~ 191) 152 iDelay=200, Bit 4, Center 115 (40 ~ 191) 152 iDelay=200, Bit 5, Center 107 (32 ~ 183) 152 iDelay=200, Bit 6, Center 123 (48 ~ 199) 152 iDelay=200, Bit 7, Center 123 (48 ~ 199) 152 iDelay=200, Bit 8, Center 95 (24 ~ 167) 144 iDelay=200, Bit 9, Center 95 (24 ~ 167) 144 iDelay=200, Bit 10, Center 103 (32 ~ 175) 144 iDelay=200, Bit 11, Center 99 (32 ~ 167) 136 iDelay=200, Bit 12, Center 111 (40 ~ 183) 144 iDelay=200, Bit 13, Center 115 (48 ~ 183) 136 iDelay=200, Bit 14, Center 119 (48 ~ 191) 144 iDelay=200, Bit 15, Center 111 (40 ~ 183) 144 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 115, DQM1 = 106 DQ Delay: DQ0 =115, DQ1 =115, DQ2 =111, DQ3 =115 DQ4 =115, DQ5 =107, DQ6 =123, DQ7 =123 DQ8 =95, DQ9 =95, DQ10 =103, DQ11 =99 DQ12 =111, DQ13 =115, DQ14 =119, DQ15 =111 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =852 (3 ,2, 20) DQ OEN =(2 ,7) Update DQM dly =852 (3 ,2, 20) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 0, minWin=25, winSum=421 TX Vref=24, minBit 0, minWin=25, winSum=422 TX Vref=26, minBit 0, minWin=26, winSum=432 TX Vref=28, minBit 2, minWin=26, winSum=437 TX Vref=30, minBit 2, minWin=26, winSum=431 TX Vref=32, minBit 2, minWin=26, winSum=435 [TxChooseVref] Worse bit 2, Min win 26, Win sum 437, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =852 (3 ,2, 20) DQ OEN =(2 ,7) Update DQM dly =852 (3 ,2, 20) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH0 RK1 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -21 -> 252, step: 4 iDelay=195, Bit 0, Center 114 (43 ~ 186) 144 iDelay=195, Bit 1, Center 114 (43 ~ 186) 144 iDelay=195, Bit 2, Center 110 (39 ~ 182) 144 iDelay=195, Bit 3, Center 114 (43 ~ 186) 144 iDelay=195, Bit 4, Center 114 (47 ~ 182) 136 iDelay=195, Bit 5, Center 104 (35 ~ 174) 140 iDelay=195, Bit 6, Center 122 (51 ~ 194) 144 iDelay=195, Bit 7, Center 122 (51 ~ 194) 144 iDelay=195, Bit 8, Center 94 (27 ~ 162) 136 iDelay=195, Bit 9, Center 92 (23 ~ 162) 140 iDelay=195, Bit 10, Center 106 (39 ~ 174) 136 iDelay=195, Bit 11, Center 94 (27 ~ 162) 136 iDelay=195, Bit 12, Center 110 (43 ~ 178) 136 iDelay=195, Bit 13, Center 110 (43 ~ 178) 136 iDelay=195, Bit 14, Center 116 (51 ~ 182) 132 iDelay=195, Bit 15, Center 114 (47 ~ 182) 136 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 114, DQM1 = 104 DQ Delay: DQ0 =114, DQ1 =114, DQ2 =110, DQ3 =114 DQ4 =114, DQ5 =104, DQ6 =122, DQ7 =122 DQ8 =94, DQ9 =92, DQ10 =106, DQ11 =94 DQ12 =110, DQ13 =110, DQ14 =116, DQ15 =114 [DQSOSCAuto] RK1, (LSB)MR18= 0x2f4, (MSB)MR19= 0x403, tDQSOscB0 = 415 ps tDQSOscB1 = 409 ps CH0 RK1: MR19=403, MR18=2F4 CH0_RK1: MR19=0x403, MR18=0x2F4, DQSOSC=409, MR23=63, INC=39, DEC=26 [RxdqsGatingPostProcess] freq 1200 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 12) best DQS1 dly(2T, 0.5T) = (0, 12) best DQS0 P1 dly(2T, 0.5T) = (1, 0) best DQS1 P1 dly(2T, 0.5T) = (1, 0) best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 12) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (1, 0) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 13, RK1: 13, Final_Datlat 13 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 38 (9~68) winsize 60 [CA 1] Center 38 (8~68) winsize 61 [CA 2] Center 35 (5~65) winsize 61 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (9~68),Diff = 4 PI (19 cell) CA1 delay=38 (8~68),Diff = 4 PI (19 cell) CA2 delay=35 (5~65),Diff = 1 PI (4 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 38 (8~68) winsize 61 [CA 1] Center 38 (9~68) winsize 60 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (3~65) winsize 63 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (9~68),Diff = 4 PI (19 cell) CA1 delay=38 (9~68),Diff = 4 PI (19 cell) CA2 delay=35 (5~65),Diff = 1 PI (4 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 7 (0~40) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 2929 2424 | 0 1 | (0 0) (0 0) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 28 | B1->B0 | 3434 3434 | 0 1 | (0 0) (1 0) 1 0 0 | B1->B0 | 2424 2828 | 0 0 | (1 0) (1 0) 1 0 4 | B1->B0 | 2423 2323 | 1 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 2e2e 2a2a | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4343 3636 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 28) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 30) best DQS0 dly(MCK, UI, PI) = (1, 3, 28) best DQS1 dly(MCK, UI, PI) = (1, 3, 30) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 28) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 30) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 119 (48 ~ 191) 144 iDelay=200, Bit 1, Center 111 (40 ~ 183) 144 iDelay=200, Bit 2, Center 103 (32 ~ 175) 144 iDelay=200, Bit 3, Center 119 (48 ~ 191) 144 iDelay=200, Bit 4, Center 115 (48 ~ 183) 136 iDelay=200, Bit 5, Center 127 (56 ~ 199) 144 iDelay=200, Bit 6, Center 123 (56 ~ 191) 136 iDelay=200, Bit 7, Center 115 (48 ~ 183) 136 iDelay=200, Bit 8, Center 99 (32 ~ 167) 136 iDelay=200, Bit 9, Center 95 (24 ~ 167) 144 iDelay=200, Bit 10, Center 111 (40 ~ 183) 144 iDelay=200, Bit 11, Center 107 (40 ~ 175) 136 iDelay=200, Bit 12, Center 119 (48 ~ 191) 144 iDelay=200, Bit 13, Center 115 (48 ~ 183) 136 iDelay=200, Bit 14, Center 115 (48 ~ 183) 136 iDelay=200, Bit 15, Center 115 (48 ~ 183) 136 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 116, DQM1 = 109 DQ Delay: DQ0 =119, DQ1 =111, DQ2 =103, DQ3 =119 DQ4 =115, DQ5 =127, DQ6 =123, DQ7 =115 DQ8 =99, DQ9 =95, DQ10 =111, DQ11 =107 DQ12 =119, DQ13 =115, DQ14 =115, DQ15 =115 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =843 (3 ,2, 11) DQ OEN =(2 ,7) Update DQM dly =843 (3 ,2, 11) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =848 (3 ,2, 16) DQ OEN =(2 ,7) Update DQM dly =848 (3 ,2, 16) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 1, minWin=25, winSum=410 TX Vref=24, minBit 3, minWin=25, winSum=414 TX Vref=26, minBit 13, minWin=25, winSum=422 TX Vref=28, minBit 1, minWin=25, winSum=423 TX Vref=30, minBit 1, minWin=26, winSum=427 TX Vref=32, minBit 13, minWin=25, winSum=426 [TxChooseVref] Worse bit 1, Min win 26, Win sum 427, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =847 (3 ,2, 15) DQ OEN =(2 ,7) Update DQM dly =847 (3 ,2, 15) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH1 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -21 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 115, DQM1 = 110 DQ Delay: DQ0 =116, DQ1 =108, DQ2 =106, DQ3 =114 DQ4 =116, DQ5 =126, DQ6 =126, DQ7 =114 DQ8 =98, DQ9 =98, DQ10 =112, DQ11 =106 DQ12 =118, DQ13 =118, DQ14 =116, DQ15 =114 [DQSOSCAuto] RK0, (LSB)MR18= 0xffe4, (MSB)MR19= 0x303, tDQSOscB0 = 421 ps tDQSOscB1 = 410 ps CH1 RK0: MR19=303, MR18=FFE4 CH1_RK0: MR19=0x303, MR18=0xFFE4, DQSOSC=410, MR23=63, INC=39, DEC=26 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 26 => 26 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 3030 3434 | 1 1 | (1 1) (1 1) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 2626 | 1 0 | (1 1) (1 0) 0 15 28 | B1->B0 | 2727 2323 | 0 0 | (0 0) (1 0) 1 0 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2525 3c3c | 0 0 | (0 0) (1 1) 1 0 28 | B1->B0 | 4141 4646 | 1 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 22) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 28) best DQS0 dly(MCK, UI, PI) = (1, 3, 22) best DQS1 dly(MCK, UI, PI) = (1, 3, 28) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 22) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 28) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 115 (40 ~ 191) 152 iDelay=200, Bit 1, Center 111 (40 ~ 183) 144 iDelay=200, Bit 2, Center 103 (32 ~ 175) 144 iDelay=200, Bit 3, Center 115 (40 ~ 191) 152 iDelay=200, Bit 4, Center 111 (40 ~ 183) 144 iDelay=200, Bit 5, Center 127 (56 ~ 199) 144 iDelay=200, Bit 6, Center 123 (48 ~ 199) 152 iDelay=200, Bit 7, Center 107 (40 ~ 175) 136 iDelay=200, Bit 8, Center 103 (32 ~ 175) 144 iDelay=200, Bit 9, Center 95 (24 ~ 167) 144 iDelay=200, Bit 10, Center 111 (40 ~ 183) 144 iDelay=200, Bit 11, Center 103 (32 ~ 175) 144 iDelay=200, Bit 12, Center 115 (48 ~ 183) 136 iDelay=200, Bit 13, Center 123 (56 ~ 191) 136 iDelay=200, Bit 14, Center 119 (48 ~ 191) 144 iDelay=200, Bit 15, Center 119 (48 ~ 191) 144 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 114, DQM1 = 111 DQ Delay: DQ0 =115, DQ1 =111, DQ2 =103, DQ3 =115 DQ4 =111, DQ5 =127, DQ6 =123, DQ7 =107 DQ8 =103, DQ9 =95, DQ10 =111, DQ11 =103 DQ12 =115, DQ13 =123, DQ14 =119, DQ15 =119 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =845 (3 ,2, 13) DQ OEN =(2 ,7) Update DQM dly =845 (3 ,2, 13) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 1, minWin=25, winSum=419 TX Vref=24, minBit 0, minWin=25, winSum=421 TX Vref=26, minBit 3, minWin=25, winSum=424 TX Vref=28, minBit 3, minWin=26, winSum=433 TX Vref=30, minBit 2, minWin=26, winSum=432 TX Vref=32, minBit 3, minWin=26, winSum=434 [TxChooseVref] Worse bit 3, Min win 26, Win sum 434, Final Vref 32 Final TX Range 1 Vref 32 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH1 RK1 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -21 -> 252, step: 4 iDelay=191, Bit 0, Center 112 (43 ~ 182) 140 iDelay=191, Bit 1, Center 108 (39 ~ 178) 140 iDelay=191, Bit 2, Center 104 (39 ~ 170) 132 iDelay=191, Bit 3, Center 112 (47 ~ 178) 132 iDelay=191, Bit 4, Center 114 (47 ~ 182) 136 iDelay=191, Bit 5, Center 122 (55 ~ 190) 136 iDelay=191, Bit 6, Center 122 (55 ~ 190) 136 iDelay=191, Bit 7, Center 112 (47 ~ 178) 132 iDelay=191, Bit 8, Center 98 (31 ~ 166) 136 iDelay=191, Bit 9, Center 98 (35 ~ 162) 128 iDelay=191, Bit 10, Center 110 (43 ~ 178) 136 iDelay=191, Bit 11, Center 102 (35 ~ 170) 136 iDelay=191, Bit 12, Center 116 (51 ~ 182) 132 iDelay=191, Bit 13, Center 120 (55 ~ 186) 132 iDelay=191, Bit 14, Center 118 (55 ~ 182) 128 iDelay=191, Bit 15, Center 120 (55 ~ 186) 132 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 113, DQM1 = 110 DQ Delay: DQ0 =112, DQ1 =108, DQ2 =104, DQ3 =112 DQ4 =114, DQ5 =122, DQ6 =122, DQ7 =112 DQ8 =98, DQ9 =98, DQ10 =110, DQ11 =102 DQ12 =116, DQ13 =120, DQ14 =118, DQ15 =120 [DQSOSCAuto] RK1, (LSB)MR18= 0xfa01, (MSB)MR19= 0x304, tDQSOscB0 = 409 ps tDQSOscB1 = 412 ps CH1 RK1: MR19=304, MR18=FA01 CH1_RK1: MR19=0x304, MR18=0xFA01, DQSOSC=409, MR23=63, INC=39, DEC=26 [RxdqsGatingPostProcess] freq 1200 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 13, RK1: 13, Final_Datlat 13 sync_frequency_calibration_params sync calibration params of frequency 1200 to shu:2 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 2400 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 72, TRFC_05T 1, TXREFCNT 87, TRFCpb 30, TRFCpb_05T 1 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 650000 Read voltage for 600, 5 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU4, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=19 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1200 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 600 CA_MCKIO = 600 MCKIO_SEMI = 0 PLL_FREQ = 2288 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1200,PCW = 0X5800 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 17 dramType 5, freq 600, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=1200, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (2,1) DQS_OE = (1,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 36 (6~66) winsize 61 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 33 (3~64) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 3 PI (28 cell) CA1 delay=36 (6~66),Diff = 3 PI (28 cell) CA2 delay=34 (4~65),Diff = 1 PI (9 cell) CA3 delay=34 (4~65),Diff = 1 PI (9 cell) CA4 delay=33 (3~64),Diff = 0 PI (0 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 4 (0~35) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (6~66) winsize 61 [CA 1] Center 36 (6~66) winsize 61 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 33 (3~64) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~66),Diff = 3 PI (28 cell) CA1 delay=36 (6~66),Diff = 3 PI (28 cell) CA2 delay=34 (4~65),Diff = 1 PI (9 cell) CA3 delay=34 (4~65),Diff = 1 PI (9 cell) CA4 delay=33 (3~64),Diff = 0 PI (0 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 4 (0~36) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3030 2d2d | 0 0 | (0 1) (1 0) 0 9 20 | B1->B0 | 2525 2323 | 0 0 | (1 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 3232 3a3a | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 14) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 14) best DQS0 dly(MCK, UI, PI) = (0, 13, 14) best DQS1 dly(MCK, UI, PI) = (0, 13, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 14) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 1, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 2, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 3, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 4, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 5, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 6, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 7, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 8, Center 17 (-150 ~ 185) 336 iDelay=218, Bit 9, Center 17 (-150 ~ 185) 336 iDelay=218, Bit 10, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 11, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 12, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 13, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 14, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 15, Center 41 (-118 ~ 201) 320 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 42, DQM1 = 32 DQ Delay: DQ0 =41, DQ1 =41, DQ2 =41, DQ3 =41 DQ4 =41, DQ5 =33, DQ6 =49, DQ7 =49 DQ8 =17, DQ9 =17, DQ10 =33, DQ11 =25 DQ12 =33, DQ13 =41, DQ14 =49, DQ15 =41 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =574 (2 ,1, 30) DQ OEN =(1 ,6) Update DQM dly =574 (2 ,1, 30) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH0 RK0 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -195 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 51 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 51 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 51 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 42, DQM1 = 34 DQ Delay: DQ0 =44, DQ1 =44, DQ2 =40, DQ3 =40 DQ4 =44, DQ5 =32, DQ6 =48, DQ7 =48 DQ8 =20, DQ9 =20, DQ10 =36, DQ11 =32 DQ12 =40, DQ13 =36, DQ14 =44, DQ15 =44 [DQSOSCAuto] RK0, (LSB)MR18= 0x4120, (MSB)MR19= 0x808, tDQSOscB0 = 403 ps tDQSOscB1 = 397 ps CH0 RK0: MR19=808, MR18=4120 CH0_RK0: MR19=0x808, MR18=0x4120, DQSOSC=397, MR23=63, INC=166, DEC=110 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 35 => 35 Write leveling (Byte 1): 31 => 31 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 0 9 12 | B1->B0 | 3434 2f2f | 1 0 | (1 1) (1 0) 0 9 16 | B1->B0 | 2f2f 2323 | 1 0 | (1 0) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 3535 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 3838 4646 | 0 0 | (1 1) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 10) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 14) best DQS0 dly(MCK, UI, PI) = (0, 13, 10) best DQS1 dly(MCK, UI, PI) = (0, 13, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 1, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 2, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 3, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 4, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 5, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 6, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 7, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 8, Center 17 (-150 ~ 185) 336 iDelay=218, Bit 9, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 10, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 11, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 12, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 13, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 14, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 15, Center 41 (-118 ~ 201) 320 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 37, DQM1 = 32 DQ Delay: DQ0 =33, DQ1 =33, DQ2 =33, DQ3 =33 DQ4 =41, DQ5 =25, DQ6 =49, DQ7 =49 DQ8 =17, DQ9 =25, DQ10 =33, DQ11 =25 DQ12 =33, DQ13 =33, DQ14 =49, DQ15 =41 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (2 ,1, 37) DQ OEN =(1 ,6) Update DQM dly =581 (2 ,1, 37) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (2 ,1, 37) DQ OEN =(1 ,6) Update DQM dly =581 (2 ,1, 37) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH0 RK1 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -195 -> 252, step: 8 iDelay=205, Bit 0, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 1, Center 44 (-107 ~ 196) 304 iDelay=205, Bit 2, Center 36 (-115 ~ 188) 304 iDelay=205, Bit 3, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 4, Center 36 (-115 ~ 188) 304 iDelay=205, Bit 5, Center 28 (-123 ~ 180) 304 iDelay=205, Bit 6, Center 48 (-107 ~ 204) 312 iDelay=205, Bit 7, Center 48 (-107 ~ 204) 312 iDelay=205, Bit 8, Center 20 (-139 ~ 180) 320 iDelay=205, Bit 9, Center 24 (-131 ~ 180) 312 iDelay=205, Bit 10, Center 36 (-115 ~ 188) 304 iDelay=205, Bit 11, Center 24 (-123 ~ 172) 296 iDelay=205, Bit 12, Center 36 (-123 ~ 196) 320 iDelay=205, Bit 13, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 14, Center 44 (-107 ~ 196) 304 iDelay=205, Bit 15, Center 40 (-115 ~ 196) 312 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 40, DQM1 = 33 DQ Delay: DQ0 =40, DQ1 =44, DQ2 =36, DQ3 =40 DQ4 =36, DQ5 =28, DQ6 =48, DQ7 =48 DQ8 =20, DQ9 =24, DQ10 =36, DQ11 =24 DQ12 =36, DQ13 =40, DQ14 =44, DQ15 =40 [DQSOSCAuto] RK1, (LSB)MR18= 0x4d30, (MSB)MR19= 0x808, tDQSOscB0 = 400 ps tDQSOscB1 = 395 ps CH0 RK1: MR19=808, MR18=4D30 CH0_RK1: MR19=0x808, MR18=0x4D30, DQSOSC=395, MR23=63, INC=168, DEC=112 [RxdqsGatingPostProcess] freq 600 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 9, RK1: 9, Final_Datlat 9 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 35 (5~66) winsize 62 [CA 1] Center 35 (5~66) winsize 62 [CA 2] Center 33 (3~64) winsize 62 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 34 (3~65) winsize 63 [CA 5] Center 33 (2~64) winsize 63 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=35 (5~66),Diff = 2 PI (19 cell) CA1 delay=35 (5~66),Diff = 2 PI (19 cell) CA2 delay=33 (3~64),Diff = 0 PI (0 cell) CA3 delay=33 (3~64),Diff = 0 PI (0 cell) CA4 delay=34 (3~65),Diff = 1 PI (9 cell) CA5 delay=33 (2~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 3 (0~34) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 35 (5~66) winsize 62 [CA 1] Center 35 (5~66) winsize 62 [CA 2] Center 34 (3~65) winsize 63 [CA 3] Center 34 (3~65) winsize 63 [CA 4] Center 34 (3~65) winsize 63 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=35 (5~66),Diff = 2 PI (19 cell) CA1 delay=35 (5~66),Diff = 2 PI (19 cell) CA2 delay=33 (3~64),Diff = 0 PI (0 cell) CA3 delay=33 (3~64),Diff = 0 PI (0 cell) CA4 delay=34 (3~65),Diff = 1 PI (9 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 4 (0~36) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 31 => 31 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3535 3434 | 0 1 | (0 0) (1 1) 0 9 4 | B1->B0 | 3535 3434 | 0 1 | (0 0) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 3131 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 2f2f 2323 | 0 0 | (1 1) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 2727 | 0 1 | (0 0) (0 0) 0 10 16 | B1->B0 | 3e3e 4040 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 14) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 14) best DQS0 dly(MCK, UI, PI) = (0, 13, 14) best DQS1 dly(MCK, UI, PI) = (0, 13, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 14) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 1, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 2, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 3, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 4, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 5, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 6, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 7, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 8, Center 17 (-150 ~ 185) 336 iDelay=218, Bit 9, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 10, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 11, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 12, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 13, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 14, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 15, Center 41 (-118 ~ 201) 320 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 43, DQM1 = 35 DQ Delay: DQ0 =41, DQ1 =41, DQ2 =33, DQ3 =41 DQ4 =41, DQ5 =49, DQ6 =57, DQ7 =41 DQ8 =17, DQ9 =25, DQ10 =41, DQ11 =33 DQ12 =41, DQ13 =41, DQ14 =41, DQ15 =41 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH1 RK0 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -195 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 53 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 41, DQM1 = 33 DQ Delay: DQ0 =44, DQ1 =36, DQ2 =28, DQ3 =40 DQ4 =40, DQ5 =52, DQ6 =52, DQ7 =36 DQ8 =24, DQ9 =24, DQ10 =32, DQ11 =28 DQ12 =40, DQ13 =40, DQ14 =40, DQ15 =40 [DQSOSCAuto] RK0, (LSB)MR18= 0x450c, (MSB)MR19= 0x808, tDQSOscB0 = 407 ps tDQSOscB1 = 396 ps CH1 RK0: MR19=808, MR18=450C CH1_RK0: MR19=0x808, MR18=0x450C, DQSOSC=396, MR23=63, INC=167, DEC=111 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 30 => 30 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3333 | 1 0 | (1 1) (0 0) 0 9 12 | B1->B0 | 3333 2b2b | 1 1 | (1 1) (1 0) 0 9 16 | B1->B0 | 2525 2323 | 0 0 | (1 1) (0 0) 0 9 20 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 3232 4141 | 0 0 | (1 1) (1 1) 0 10 16 | B1->B0 | 4444 4646 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 12) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 14) best DQS0 dly(MCK, UI, PI) = (0, 13, 12) best DQS1 dly(MCK, UI, PI) = (0, 13, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 12) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 1, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 2, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 3, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 4, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 5, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 6, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 7, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 8, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 9, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 10, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 11, Center 33 (-134 ~ 201) 336 iDelay=218, Bit 12, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 13, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 14, Center 49 (-118 ~ 217) 336 iDelay=218, Bit 15, Center 41 (-118 ~ 201) 320 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 40, DQM1 = 37 DQ Delay: DQ0 =41, DQ1 =33, DQ2 =25, DQ3 =41 DQ4 =33, DQ5 =57, DQ6 =57, DQ7 =33 DQ8 =25, DQ9 =25, DQ10 =33, DQ11 =33 DQ12 =41, DQ13 =49, DQ14 =49, DQ15 =41 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH1 RK1 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -179 -> 252, step: 8 iDelay=205, Bit 0, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 1, Center 32 (-123 ~ 188) 312 iDelay=205, Bit 2, Center 24 (-131 ~ 180) 312 iDelay=205, Bit 3, Center 32 (-123 ~ 188) 312 iDelay=205, Bit 4, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 5, Center 48 (-107 ~ 204) 312 iDelay=205, Bit 6, Center 48 (-107 ~ 204) 312 iDelay=205, Bit 7, Center 32 (-123 ~ 188) 312 iDelay=205, Bit 8, Center 20 (-139 ~ 180) 320 iDelay=205, Bit 9, Center 20 (-139 ~ 180) 320 iDelay=205, Bit 10, Center 36 (-123 ~ 196) 320 iDelay=205, Bit 11, Center 24 (-131 ~ 180) 312 iDelay=205, Bit 12, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 13, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 14, Center 40 (-115 ~ 196) 312 iDelay=205, Bit 15, Center 40 (-115 ~ 196) 312 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 37, DQM1 = 32 DQ Delay: DQ0 =40, DQ1 =32, DQ2 =24, DQ3 =32 DQ4 =40, DQ5 =48, DQ6 =48, DQ7 =32 DQ8 =20, DQ9 =20, DQ10 =36, DQ11 =24 DQ12 =40, DQ13 =40, DQ14 =40, DQ15 =40 [DQSOSCAuto] RK1, (LSB)MR18= 0x3644, (MSB)MR19= 0x808, tDQSOscB0 = 396 ps tDQSOscB1 = 399 ps CH1 RK1: MR19=808, MR18=3644 CH1_RK1: MR19=0x808, MR18=0x3644, DQSOSC=396, MR23=63, INC=167, DEC=111 [RxdqsGatingPostProcess] freq 600 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 9, RK1: 9, Final_Datlat 9 sync_frequency_calibration_params sync calibration params of frequency 600 to shu:5 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1200 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 30, TRFC_05T 1, TXREFCNT 44, TRFCpb 9, TRFCpb_05T 1 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 662500 Read voltage for 933, 3 Vio18 = 0 Vcore = 662500 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU3, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=17 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1866 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 933 CA_MCKIO = 933 MCKIO_SEMI = 0 PLL_FREQ = 3732 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1866,PCW = 0X8f00 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 9 dramType 5, freq 933, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:3-WL:10 [TX_path_calculate] data rate=1866, WL=10, DQS_TotalUI=21 [TX_path_calculate] DQS = (2,5) DQS_OE = (2,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 38 (7~69) winsize 63 [CA 1] Center 38 (7~69) winsize 63 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 35 (5~65) winsize 61 [CA 4] Center 34 (4~64) winsize 61 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (7~69),Diff = 5 PI (31 cell) CA1 delay=38 (7~69),Diff = 5 PI (31 cell) CA2 delay=35 (5~66),Diff = 2 PI (12 cell) CA3 delay=35 (5~65),Diff = 2 PI (12 cell) CA4 delay=34 (4~64),Diff = 1 PI (6 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 38 (8~69) winsize 62 [CA 1] Center 38 (7~69) winsize 63 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 35 (4~66) winsize 63 [CA 4] Center 34 (4~64) winsize 61 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (8~69),Diff = 5 PI (31 cell) CA1 delay=38 (7~69),Diff = 5 PI (31 cell) CA2 delay=35 (5~66),Diff = 2 PI (12 cell) CA3 delay=35 (5~65),Diff = 2 PI (12 cell) CA4 delay=34 (4~64),Diff = 1 PI (6 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 7 (0~39) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 32 => 32 Write leveling (Byte 1): 25 => 25 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 2323 2a2a | 1 0 | (1 1) (0 0) 0 14 4 | B1->B0 | 3131 3434 | 0 1 | (0 0) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 28 | B1->B0 | 3434 3131 | 1 0 | (1 0) (0 0) 0 15 0 | B1->B0 | 3030 2525 | 0 0 | (0 0) (0 1) 0 15 4 | B1->B0 | 2424 2323 | 1 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 2323 2626 | 0 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 3434 3a3a | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4444 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 30) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 0) best DQS0 dly(MCK, UI, PI) = (1, 2, 30) best DQS1 dly(MCK, UI, PI) = (1, 3, 0) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 30) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 0) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=200, Bit 0, Center 99 (8 ~ 191) 184 iDelay=200, Bit 1, Center 103 (8 ~ 199) 192 iDelay=200, Bit 2, Center 95 (0 ~ 191) 192 iDelay=200, Bit 3, Center 95 (0 ~ 191) 192 iDelay=200, Bit 4, Center 103 (8 ~ 199) 192 iDelay=200, Bit 5, Center 87 (-8 ~ 183) 192 iDelay=200, Bit 6, Center 103 (8 ~ 199) 192 iDelay=200, Bit 7, Center 103 (8 ~ 199) 192 iDelay=200, Bit 8, Center 83 (-8 ~ 175) 184 iDelay=200, Bit 9, Center 75 (-16 ~ 167) 184 iDelay=200, Bit 10, Center 87 (-8 ~ 183) 192 iDelay=200, Bit 11, Center 83 (-8 ~ 175) 184 iDelay=200, Bit 12, Center 91 (-8 ~ 191) 200 iDelay=200, Bit 13, Center 95 (0 ~ 191) 192 iDelay=200, Bit 14, Center 95 (0 ~ 191) 192 iDelay=200, Bit 15, Center 95 (0 ~ 191) 192 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 98, DQM1 = 88 DQ Delay: DQ0 =99, DQ1 =103, DQ2 =95, DQ3 =95 DQ4 =103, DQ5 =87, DQ6 =103, DQ7 =103 DQ8 =83, DQ9 =75, DQ10 =87, DQ11 =83 DQ12 =91, DQ13 =95, DQ14 =95, DQ15 =95 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =716 (2 ,6, 12) DQ OEN =(2 ,3) Update DQM dly =716 (2 ,6, 12) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =708 (2 ,5, 36) DQ OEN =(2 ,2) Update DQM dly =708 (2 ,5, 36) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =716 (2 ,6, 12) DQ OEN =(2 ,3) Update DQM dly =716 (2 ,6, 12) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =707 (2 ,5, 35) DQ OEN =(2 ,2) Update DQM dly =707 (2 ,5, 35) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH0 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -61 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 51 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 51 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 51 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 97, DQM1 = 88 DQ Delay: DQ0 =96, DQ1 =98, DQ2 =94, DQ3 =94 DQ4 =98, DQ5 =88, DQ6 =106, DQ7 =102 DQ8 =80, DQ9 =76, DQ10 =88, DQ11 =82 DQ12 =94, DQ13 =92, DQ14 =100, DQ15 =98 [DQSOSCAuto] RK0, (LSB)MR18= 0x1400, (MSB)MR19= 0x505, tDQSOscB0 = 422 ps tDQSOscB1 = 415 ps CH0 RK0: MR19=505, MR18=1400 CH0_RK0: MR19=0x505, MR18=0x1400, DQSOSC=415, MR23=63, INC=62, DEC=41 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 29 => 29 Write leveling (Byte 1): 26 => 26 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 2323 3434 | 0 1 | (0 0) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3434 3434 | 1 1 | (1 0) (1 0) 0 14 28 | B1->B0 | 3232 2a2a | 1 0 | (1 0) (1 0) 0 15 0 | B1->B0 | 2f2f 2323 | 0 0 | (0 1) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 2a2a 3b3b | 0 1 | (0 0) (0 0) 1 0 0 | B1->B0 | 3e3e 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 26) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 30) best DQS0 dly(MCK, UI, PI) = (1, 2, 26) best DQS1 dly(MCK, UI, PI) = (1, 2, 30) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 26) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 30) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 99 (0 ~ 199) 200 iDelay=208, Bit 1, Center 99 (0 ~ 199) 200 iDelay=208, Bit 2, Center 95 (0 ~ 191) 192 iDelay=208, Bit 3, Center 95 (0 ~ 191) 192 iDelay=208, Bit 4, Center 99 (8 ~ 191) 184 iDelay=208, Bit 5, Center 87 (-8 ~ 183) 192 iDelay=208, Bit 6, Center 103 (8 ~ 199) 192 iDelay=208, Bit 7, Center 107 (8 ~ 207) 200 iDelay=208, Bit 8, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 9, Center 79 (-16 ~ 175) 192 iDelay=208, Bit 10, Center 87 (-8 ~ 183) 192 iDelay=208, Bit 11, Center 79 (-16 ~ 175) 192 iDelay=208, Bit 12, Center 91 (0 ~ 183) 184 iDelay=208, Bit 13, Center 91 (0 ~ 183) 184 iDelay=208, Bit 14, Center 99 (8 ~ 191) 184 iDelay=208, Bit 15, Center 95 (0 ~ 191) 192 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 98, DQM1 = 88 DQ Delay: DQ0 =99, DQ1 =99, DQ2 =95, DQ3 =95 DQ4 =99, DQ5 =87, DQ6 =103, DQ7 =107 DQ8 =83, DQ9 =79, DQ10 =87, DQ11 =79 DQ12 =91, DQ13 =91, DQ14 =99, DQ15 =95 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =713 (2 ,5, 41) DQ OEN =(2 ,2) Update DQM dly =713 (2 ,5, 41) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =708 (2 ,5, 36) DQ OEN =(2 ,2) Update DQM dly =708 (2 ,5, 36) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =712 (2 ,5, 40) DQ OEN =(2 ,2) Update DQM dly =712 (2 ,5, 40) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =708 (2 ,5, 36) DQ OEN =(2 ,2) Update DQM dly =708 (2 ,5, 36) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH0 RK1 DATLAT Default: 0xb 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -61 -> 252, step: 4 iDelay=199, Bit 0, Center 96 (3 ~ 190) 188 iDelay=199, Bit 1, Center 96 (3 ~ 190) 188 iDelay=199, Bit 2, Center 94 (3 ~ 186) 184 iDelay=199, Bit 3, Center 96 (3 ~ 190) 188 iDelay=199, Bit 4, Center 96 (7 ~ 186) 180 iDelay=199, Bit 5, Center 84 (-9 ~ 178) 188 iDelay=199, Bit 6, Center 104 (11 ~ 198) 188 iDelay=199, Bit 7, Center 102 (11 ~ 194) 184 iDelay=199, Bit 8, Center 80 (-9 ~ 170) 180 iDelay=199, Bit 9, Center 80 (-9 ~ 170) 180 iDelay=199, Bit 10, Center 90 (3 ~ 178) 176 iDelay=199, Bit 11, Center 78 (-9 ~ 166) 176 iDelay=199, Bit 12, Center 90 (-1 ~ 182) 184 iDelay=199, Bit 13, Center 92 (3 ~ 182) 180 iDelay=199, Bit 14, Center 96 (7 ~ 186) 180 iDelay=199, Bit 15, Center 94 (7 ~ 182) 176 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 96, DQM1 = 87 DQ Delay: DQ0 =96, DQ1 =96, DQ2 =94, DQ3 =96 DQ4 =96, DQ5 =84, DQ6 =104, DQ7 =102 DQ8 =80, DQ9 =80, DQ10 =90, DQ11 =78 DQ12 =90, DQ13 =92, DQ14 =96, DQ15 =94 [DQSOSCAuto] RK1, (LSB)MR18= 0x1503, (MSB)MR19= 0x505, tDQSOscB0 = 421 ps tDQSOscB1 = 415 ps CH0 RK1: MR19=505, MR18=1503 CH0_RK1: MR19=0x505, MR18=0x1503, DQSOSC=415, MR23=63, INC=62, DEC=41 [RxdqsGatingPostProcess] freq 933 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 15) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 11, RK1: 11, Final_Datlat 11 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 37 (7~67) winsize 61 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 34 (3~65) winsize 63 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 3 PI (18 cell) CA1 delay=37 (7~67),Diff = 4 PI (24 cell) CA2 delay=34 (4~65),Diff = 1 PI (6 cell) CA3 delay=33 (3~64),Diff = 0 PI (0 cell) CA4 delay=34 (3~65),Diff = 1 PI (6 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 4 (0~35) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 37 (7~67) winsize 61 [CA 1] Center 37 (7~67) winsize 61 [CA 2] Center 34 (3~65) winsize 63 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (7~67),Diff = 4 PI (24 cell) CA1 delay=37 (7~67),Diff = 4 PI (24 cell) CA2 delay=34 (4~65),Diff = 1 PI (6 cell) CA3 delay=33 (3~64),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 1 PI (6 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 5 (0~38) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 2f2f 3131 | 0 1 | (0 0) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 28 | B1->B0 | 2f2f 3131 | 0 0 | (1 0) (0 0) 0 15 0 | B1->B0 | 2626 2525 | 1 1 | (1 0) (1 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 2e2e 2828 | 0 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4242 3d3d | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 28) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 28) best DQS0 dly(MCK, UI, PI) = (1, 2, 28) best DQS1 dly(MCK, UI, PI) = (1, 2, 28) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 28) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 28) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=200, Bit 0, Center 99 (8 ~ 191) 184 iDelay=200, Bit 1, Center 91 (-8 ~ 191) 200 iDelay=200, Bit 2, Center 83 (-8 ~ 175) 184 iDelay=200, Bit 3, Center 95 (0 ~ 191) 192 iDelay=200, Bit 4, Center 95 (0 ~ 191) 192 iDelay=200, Bit 5, Center 103 (8 ~ 199) 192 iDelay=200, Bit 6, Center 107 (16 ~ 199) 184 iDelay=200, Bit 7, Center 91 (-8 ~ 191) 200 iDelay=200, Bit 8, Center 79 (-16 ~ 175) 192 iDelay=200, Bit 9, Center 75 (-24 ~ 175) 200 iDelay=200, Bit 10, Center 91 (-8 ~ 191) 200 iDelay=200, Bit 11, Center 83 (-16 ~ 183) 200 iDelay=200, Bit 12, Center 95 (0 ~ 191) 192 iDelay=200, Bit 13, Center 95 (0 ~ 191) 192 iDelay=200, Bit 14, Center 95 (0 ~ 191) 192 iDelay=200, Bit 15, Center 95 (0 ~ 191) 192 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 95, DQM1 = 88 DQ Delay: DQ0 =99, DQ1 =91, DQ2 =83, DQ3 =95 DQ4 =95, DQ5 =103, DQ6 =107, DQ7 =91 DQ8 =79, DQ9 =75, DQ10 =91, DQ11 =83 DQ12 =95, DQ13 =95, DQ14 =95, DQ15 =95 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =710 (2 ,5, 38) DQ OEN =(2 ,2) Update DQM dly =710 (2 ,5, 38) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =710 (2 ,5, 38) DQ OEN =(2 ,2) Update DQM dly =710 (2 ,5, 38) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH1 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -69 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 53 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 98, DQM1 = 91 DQ Delay: DQ0 =102, DQ1 =92, DQ2 =86, DQ3 =98 DQ4 =96, DQ5 =108, DQ6 =108, DQ7 =94 DQ8 =80, DQ9 =80, DQ10 =94, DQ11 =88 DQ12 =96, DQ13 =98, DQ14 =96, DQ15 =96 [DQSOSCAuto] RK0, (LSB)MR18= 0x10ed, (MSB)MR19= 0x504, tDQSOscB0 = 428 ps tDQSOscB1 = 416 ps CH1 RK0: MR19=504, MR18=10ED CH1_RK0: MR19=0x504, MR18=0x10ED, DQSOSC=416, MR23=63, INC=62, DEC=41 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 26 => 26 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 3535 3434 | 0 1 | (0 0) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3131 2f2f | 0 1 | (0 0) (1 1) 0 14 28 | B1->B0 | 2727 2323 | 0 0 | (1 0) (0 0) 0 15 0 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2424 2424 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2929 3636 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 4141 4646 | 0 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 22) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 26) best DQS0 dly(MCK, UI, PI) = (1, 2, 22) best DQS1 dly(MCK, UI, PI) = (1, 2, 26) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 22) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 26) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=200, Bit 0, Center 95 (0 ~ 191) 192 iDelay=200, Bit 1, Center 87 (-8 ~ 183) 192 iDelay=200, Bit 2, Center 87 (-8 ~ 183) 192 iDelay=200, Bit 3, Center 95 (0 ~ 191) 192 iDelay=200, Bit 4, Center 95 (0 ~ 191) 192 iDelay=200, Bit 5, Center 103 (8 ~ 199) 192 iDelay=200, Bit 6, Center 103 (8 ~ 199) 192 iDelay=200, Bit 7, Center 87 (-8 ~ 183) 192 iDelay=200, Bit 8, Center 79 (-16 ~ 175) 192 iDelay=200, Bit 9, Center 79 (-16 ~ 175) 192 iDelay=200, Bit 10, Center 91 (-8 ~ 191) 200 iDelay=200, Bit 11, Center 83 (-8 ~ 175) 184 iDelay=200, Bit 12, Center 95 (0 ~ 191) 192 iDelay=200, Bit 13, Center 99 (0 ~ 199) 200 iDelay=200, Bit 14, Center 95 (0 ~ 191) 192 iDelay=200, Bit 15, Center 95 (0 ~ 191) 192 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 94, DQM1 = 89 DQ Delay: DQ0 =95, DQ1 =87, DQ2 =87, DQ3 =95 DQ4 =95, DQ5 =103, DQ6 =103, DQ7 =87 DQ8 =79, DQ9 =79, DQ10 =91, DQ11 =83 DQ12 =95, DQ13 =99, DQ14 =95, DQ15 =95 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =710 (2 ,5, 38) DQ OEN =(2 ,2) Update DQM dly =710 (2 ,5, 38) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH1 RK1 DATLAT Default: 0xb 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -61 -> 252, step: 4 iDelay=199, Bit 0, Center 96 (7 ~ 186) 180 iDelay=199, Bit 1, Center 90 (-1 ~ 182) 184 iDelay=199, Bit 2, Center 86 (-5 ~ 178) 184 iDelay=199, Bit 3, Center 92 (-1 ~ 186) 188 iDelay=199, Bit 4, Center 96 (3 ~ 190) 188 iDelay=199, Bit 5, Center 106 (15 ~ 198) 184 iDelay=199, Bit 6, Center 102 (11 ~ 194) 184 iDelay=199, Bit 7, Center 90 (-1 ~ 182) 184 iDelay=199, Bit 8, Center 80 (-13 ~ 174) 188 iDelay=199, Bit 9, Center 78 (-13 ~ 170) 184 iDelay=199, Bit 10, Center 90 (-5 ~ 186) 192 iDelay=199, Bit 11, Center 82 (-9 ~ 174) 184 iDelay=199, Bit 12, Center 96 (7 ~ 186) 180 iDelay=199, Bit 13, Center 98 (7 ~ 190) 184 iDelay=199, Bit 14, Center 98 (7 ~ 190) 184 iDelay=199, Bit 15, Center 98 (7 ~ 190) 184 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 94, DQM1 = 90 DQ Delay: DQ0 =96, DQ1 =90, DQ2 =86, DQ3 =92 DQ4 =96, DQ5 =106, DQ6 =102, DQ7 =90 DQ8 =80, DQ9 =78, DQ10 =90, DQ11 =82 DQ12 =96, DQ13 =98, DQ14 =98, DQ15 =98 [DQSOSCAuto] RK1, (LSB)MR18= 0xd16, (MSB)MR19= 0x505, tDQSOscB0 = 414 ps tDQSOscB1 = 417 ps CH1 RK1: MR19=505, MR18=D16 CH1_RK1: MR19=0x505, MR18=0xD16, DQSOSC=414, MR23=63, INC=63, DEC=42 [RxdqsGatingPostProcess] freq 933 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 11, RK1: 11, Final_Datlat 11 sync_frequency_calibration_params sync calibration params of frequency 933 to shu:3 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1866 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 53, TRFC_05T 1, TXREFCNT 68, TRFCpb 21, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 650000 Read voltage for 400, 6 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU2, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=20 sv_algorithm_assistance_LP4_800 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 800 CKR = 1 DQ_P2S_RATIO = 4 =================================== CA_P2S_RATIO = 4 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 1 CA_SEMI_OPEN = 1 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 4 DQ_AAMCK_DIV = 0 CA_AAMCK_DIV = 0 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 800 CA_MCKIO = 400 MCKIO_SEMI = 400 PLL_FREQ = 3016 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 32 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 800,PCW = 0X7400 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration WARN: tr->DQ_AAMCK_DIV= 0, Because of DQ_SEMI_OPEN, It's don't care.<<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 0 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 19 dramType 5, freq 400, readDBI 0, DivMode 2, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=800, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (4,1) DQS_OE = (3,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == Write leveling (Byte 0): 40 => 8 Write leveling (Byte 1): 32 => 0 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 1, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 2, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 3, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 4, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 5, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 6, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 7, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 8, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 9, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 10, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 11, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 12, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 13, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 14, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 15, Center -35 (-282 ~ 213) 496 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 35, DQS1 = 51 DQM Delay: DQM0 = 7, DQM1 = 10 DQ Delay: DQ0 =8, DQ1 =0, DQ2 =0, DQ3 =0 DQ4 =16, DQ5 =0, DQ6 =16, DQ7 =16 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =0 DQ12 =16, DQ13 =16, DQ14 =16, DQ15 =16 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =572 (4 ,1, 28) DQ OEN =(3 ,2) Update DQM dly =572 (4 ,1, 28) DQM OEN =(3 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =572 (4 ,1, 28) DQ OEN =(3 ,2) Update DQM dly =572 (4 ,1, 28) DQM OEN =(3 ,2) [DATLAT] Freq=400, CH0 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -343 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 51 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 51 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 51 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 44, DQS1 = 60 DQM Delay: DQM0 = 11, DQM1 = 14 DQ Delay: DQ0 =12, DQ1 =12, DQ2 =4, DQ3 =8 DQ4 =12, DQ5 =0, DQ6 =20, DQ7 =20 DQ8 =0, DQ9 =4, DQ10 =12, DQ11 =8 DQ12 =20, DQ13 =20, DQ14 =28, DQ15 =24 [DQSOSCAuto] RK0, (LSB)MR18= 0x8857, (MSB)MR19= 0xc0c, tDQSOscB0 = 398 ps tDQSOscB1 = 392 ps CH0 RK0: MR19=C0C, MR18=8857 CH0_RK0: MR19=0xC0C, MR18=0x8857, DQSOSC=392, MR23=63, INC=384, DEC=256 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 1, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 2, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 3, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 4, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 5, Center -43 (-282 ~ 197) 480 iDelay=230, Bit 6, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 7, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 8, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 9, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 10, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 11, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 12, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 13, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 14, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 15, Center -35 (-282 ~ 213) 496 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 43, DQS1 = 51 DQM Delay: DQM0 = 11, DQM1 = 10 DQ Delay: DQ0 =8, DQ1 =8, DQ2 =8, DQ3 =8 DQ4 =8, DQ5 =0, DQ6 =24, DQ7 =24 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =0 DQ12 =16, DQ13 =16, DQ14 =16, DQ15 =16 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =582 (4 ,2, 6) DQ OEN =(3 ,3) Update DQM dly =582 (4 ,2, 6) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =578 (4 ,2, 2) DQ OEN =(3 ,3) Update DQM dly =578 (4 ,2, 2) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =582 (4 ,2, 6) DQ OEN =(3 ,3) Update DQM dly =582 (4 ,2, 6) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =578 (4 ,2, 2) DQ OEN =(3 ,3) Update DQM dly =578 (4 ,2, 2) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH0 RK1 DATLAT Default: 0xe 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -343 -> 252, step: 8 iDelay=217, Bit 0, Center -32 (-271 ~ 208) 480 iDelay=217, Bit 1, Center -32 (-271 ~ 208) 480 iDelay=217, Bit 2, Center -36 (-271 ~ 200) 472 iDelay=217, Bit 3, Center -36 (-279 ~ 208) 488 iDelay=217, Bit 4, Center -36 (-271 ~ 200) 472 iDelay=217, Bit 5, Center -48 (-287 ~ 192) 480 iDelay=217, Bit 6, Center -28 (-271 ~ 216) 488 iDelay=217, Bit 7, Center -24 (-263 ~ 216) 480 iDelay=217, Bit 8, Center -60 (-303 ~ 184) 488 iDelay=217, Bit 9, Center -60 (-303 ~ 184) 488 iDelay=217, Bit 10, Center -44 (-287 ~ 200) 488 iDelay=217, Bit 11, Center -56 (-295 ~ 184) 480 iDelay=217, Bit 12, Center -44 (-287 ~ 200) 488 iDelay=217, Bit 13, Center -40 (-279 ~ 200) 480 iDelay=217, Bit 14, Center -36 (-279 ~ 208) 488 iDelay=217, Bit 15, Center -36 (-279 ~ 208) 488 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 48, DQS1 = 60 DQM Delay: DQM0 = 14, DQM1 = 13 DQ Delay: DQ0 =16, DQ1 =16, DQ2 =12, DQ3 =12 DQ4 =12, DQ5 =0, DQ6 =20, DQ7 =24 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =4 DQ12 =16, DQ13 =20, DQ14 =24, DQ15 =24 [DQSOSCAuto] RK1, (LSB)MR18= 0x9164, (MSB)MR19= 0xc0c, tDQSOscB0 = 397 ps tDQSOscB1 = 391 ps CH0 RK1: MR19=C0C, MR18=9164 CH0_RK1: MR19=0xC0C, MR18=0x9164, DQSOSC=391, MR23=63, INC=386, DEC=257 [RxdqsGatingPostProcess] freq 400 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 14, RK1: 14, Final_Datlat 14 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == Write leveling (Byte 0): 40 => 8 Write leveling (Byte 1): 40 => 8 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 1, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 2, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 3, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 4, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 5, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 6, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 7, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 8, Center -59 (-314 ~ 197) 512 iDelay=230, Bit 9, Center -59 (-314 ~ 197) 512 iDelay=230, Bit 10, Center -43 (-298 ~ 213) 512 iDelay=230, Bit 11, Center -43 (-298 ~ 213) 512 iDelay=230, Bit 12, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 13, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 14, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 15, Center -35 (-282 ~ 213) 496 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 51, DQS1 = 59 DQM Delay: DQM0 = 19, DQM1 = 16 DQ Delay: DQ0 =24, DQ1 =16, DQ2 =0, DQ3 =16 DQ4 =16, DQ5 =32, DQ6 =32, DQ7 =16 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =16 DQ12 =24, DQ13 =24, DQ14 =24, DQ15 =24 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH1 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -359 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 53 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 48, DQS1 = 60 DQM Delay: DQM0 = 12, DQM1 = 13 DQ Delay: DQ0 =16, DQ1 =8, DQ2 =0, DQ3 =12 DQ4 =12, DQ5 =20, DQ6 =24, DQ7 =8 DQ8 =0, DQ9 =0, DQ10 =12, DQ11 =12 DQ12 =20, DQ13 =20, DQ14 =20, DQ15 =20 [DQSOSCAuto] RK0, (LSB)MR18= 0x8d36, (MSB)MR19= 0xc0c, tDQSOscB0 = 403 ps tDQSOscB1 = 392 ps CH1 RK0: MR19=C0C, MR18=8D36 CH1_RK0: MR19=0xC0C, MR18=0x8D36, DQSOSC=392, MR23=63, INC=384, DEC=256 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 1, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 2, Center -43 (-298 ~ 213) 512 iDelay=230, Bit 3, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 4, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 5, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 6, Center -27 (-282 ~ 229) 512 iDelay=230, Bit 7, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 8, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 9, Center -51 (-298 ~ 197) 496 iDelay=230, Bit 10, Center -43 (-298 ~ 213) 512 iDelay=230, Bit 11, Center -43 (-298 ~ 213) 512 iDelay=230, Bit 12, Center -35 (-282 ~ 213) 496 iDelay=230, Bit 13, Center -27 (-282 ~ 229) 512 iDelay=230, Bit 14, Center -27 (-282 ~ 229) 512 iDelay=230, Bit 15, Center -27 (-282 ~ 229) 512 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 43, DQS1 = 51 DQM Delay: DQM0 = 10, DQM1 = 13 DQ Delay: DQ0 =8, DQ1 =8, DQ2 =0, DQ3 =8 DQ4 =8, DQ5 =24, DQ6 =16, DQ7 =8 DQ8 =0, DQ9 =0, DQ10 =8, DQ11 =8 DQ12 =16, DQ13 =24, DQ14 =24, DQ15 =24 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =582 (4 ,2, 6) DQ OEN =(3 ,3) Update DQM dly =582 (4 ,2, 6) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =582 (4 ,2, 6) DQ OEN =(3 ,3) Update DQM dly =582 (4 ,2, 6) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =582 (4 ,2, 6) DQ OEN =(3 ,3) Update DQM dly =582 (4 ,2, 6) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =582 (4 ,2, 6) DQ OEN =(3 ,3) Update DQM dly =582 (4 ,2, 6) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH1 RK1 DATLAT Default: 0xe 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -343 -> 252, step: 8 iDelay=217, Bit 0, Center -32 (-271 ~ 208) 480 iDelay=217, Bit 1, Center -44 (-287 ~ 200) 488 iDelay=217, Bit 2, Center -52 (-295 ~ 192) 488 iDelay=217, Bit 3, Center -44 (-287 ~ 200) 488 iDelay=217, Bit 4, Center -36 (-279 ~ 208) 488 iDelay=217, Bit 5, Center -28 (-271 ~ 216) 488 iDelay=217, Bit 6, Center -28 (-271 ~ 216) 488 iDelay=217, Bit 7, Center -44 (-287 ~ 200) 488 iDelay=217, Bit 8, Center -56 (-303 ~ 192) 496 iDelay=217, Bit 9, Center -56 (-303 ~ 192) 496 iDelay=217, Bit 10, Center -48 (-295 ~ 200) 496 iDelay=217, Bit 11, Center -56 (-303 ~ 192) 496 iDelay=217, Bit 12, Center -40 (-279 ~ 200) 480 iDelay=217, Bit 13, Center -40 (-287 ~ 208) 496 iDelay=217, Bit 14, Center -40 (-287 ~ 208) 496 iDelay=217, Bit 15, Center -40 (-287 ~ 208) 496 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 52, DQS1 = 56 DQM Delay: DQM0 = 13, DQM1 = 9 DQ Delay: DQ0 =20, DQ1 =8, DQ2 =0, DQ3 =8 DQ4 =16, DQ5 =24, DQ6 =24, DQ7 =8 DQ8 =0, DQ9 =0, DQ10 =8, DQ11 =0 DQ12 =16, DQ13 =16, DQ14 =16, DQ15 =16 [DQSOSCAuto] RK1, (LSB)MR18= 0x7086, (MSB)MR19= 0xc0c, tDQSOscB0 = 393 ps tDQSOscB1 = 395 ps CH1 RK1: MR19=C0C, MR18=7086 CH1_RK1: MR19=0xC0C, MR18=0x7086, DQSOSC=393, MR23=63, INC=382, DEC=254 [RxdqsGatingPostProcess] freq 400 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 14, RK1: 14, Final_Datlat 14 sync_frequency_calibration_params sync calibration params of frequency 400 to shu:6 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 800 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : NO K RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : NO K RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 44, TRFC_05T 0, TXREFCNT 58, TRFCpb 16, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 725000 Read voltage for 1600, 0 Vio18 = 0 Vcore = 725000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU1, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=13 sv_algorithm_assistance_LP4_3733 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 0 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 0 NEW_8X_MODE = 1 =================================== =================================== data_rate = 3200 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 0 CA_PREDIV_EN = 0 PH8_DLY = 12 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 1600 CA_MCKIO = 1600 MCKIO_SEMI = 0 PLL_FREQ = 3068 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 3200,PCW = 0X7600 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] DLL <<<<<<<< [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:2 B1:-1 CA:1 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = -4 [-4] MAX Duty = 5031%(X100), DQS PI = 22 [-4] MIN Duty = 4844%(X100), DQS PI = 32 [-4] AVG Duty = 4937%(X100) CH0 CLK Duty spec in!! Max-Min= 187% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5125%(X100), DQS PI = 56 [0] MIN Duty = 5000%(X100), DQS PI = 14 [0] AVG Duty = 5062%(X100) ==DQS 1 == Final DQS duty delay cell = -4 [-4] MAX Duty = 5093%(X100), DQS PI = 0 [-4] MIN Duty = 5000%(X100), DQS PI = 40 [-4] AVG Duty = 5046%(X100) CH0 DQS 0 Duty spec in!! Max-Min= 125% CH0 DQS 1 Duty spec in!! Max-Min= 93% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5000%(X100), DQS PI = 18 [0] MIN Duty = 4875%(X100), DQS PI = 6 [0] AVG Duty = 4937%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5218%(X100), DQS PI = 58 [0] MIN Duty = 4969%(X100), DQS PI = 20 [0] AVG Duty = 5093%(X100) CH0 DQM 0 Duty spec in!! Max-Min= 125% CH0 DQM 1 Duty spec in!! Max-Min= 249% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 0 [0] MIN Duty = 5031%(X100), DQS PI = 4 [0] AVG Duty = 5093%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5031%(X100), DQS PI = 14 [0] MIN Duty = 4907%(X100), DQS PI = 18 [0] AVG Duty = 4969%(X100) CH0 DQ 0 Duty spec in!! Max-Min= 125% CH0 DQ 1 Duty spec in!! Max-Min= 124% [DutyScan_Calibration_Flow] ====Done==== == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:1 B1:1 CA:2 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 24 [0] MIN Duty = 4938%(X100), DQS PI = 50 [0] AVG Duty = 5062%(X100) CH1 CLK Duty spec in!! Max-Min= 249% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 22 [0] MIN Duty = 4813%(X100), DQS PI = 52 [0] AVG Duty = 4937%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5031%(X100), DQS PI = 54 [0] MIN Duty = 4938%(X100), DQS PI = 12 [0] AVG Duty = 4984%(X100) CH1 DQS 0 Duty spec in!! Max-Min= 249% CH1 DQS 1 Duty spec in!! Max-Min= 93% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 20 [0] MIN Duty = 4813%(X100), DQS PI = 50 [0] AVG Duty = 4984%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5125%(X100), DQS PI = 10 [0] MIN Duty = 4907%(X100), DQS PI = 20 [0] AVG Duty = 5016%(X100) CH1 DQM 0 Duty spec in!! Max-Min= 343% CH1 DQM 1 Duty spec in!! Max-Min= 218% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 20 [0] MIN Duty = 4907%(X100), DQS PI = 52 [0] AVG Duty = 5031%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 6 [0] MIN Duty = 5031%(X100), DQS PI = 0 [0] AVG Duty = 5062%(X100) CH1 DQ 0 Duty spec in!! Max-Min= 249% CH1 DQ 1 Duty spec in!! Max-Min= 62% [DutyScan_Calibration_Flow] ====Done==== nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 5 dramType 5, freq 1600, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:5-WL:14 [TX_path_calculate] data rate=3200, WL=14, DQS_TotalUI=29 [TX_path_calculate] DQS = (3,5) DQS_OE = (3,2) [MiockJmeterHQA] [DramcMiockJmeter] u1RxGatingPI = 0 0 : 4363, 4137 4 : 4252, 4027 8 : 4253, 4026 12 : 4365, 4140 16 : 4252, 4027 20 : 4252, 4027 24 : 4252, 4027 28 : 4255, 4029 32 : 4363, 4137 36 : 4252, 4027 40 : 4363, 4138 44 : 4252, 4027 48 : 4252, 4027 52 : 4255, 4029 56 : 4361, 4137 60 : 4250, 4026 64 : 4360, 4138 68 : 4250, 4026 72 : 4250, 4027 76 : 4252, 4030 80 : 4253, 4029 84 : 4361, 4137 88 : 4250, 4026 92 : 4360, 4137 96 : 4255, 3071 100 : 4250, 0 104 : 4250, 0 108 : 4250, 0 112 : 4250, 0 116 : 4250, 0 120 : 4250, 0 124 : 4253, 0 128 : 4250, 0 132 : 4360, 0 136 : 4250, 0 140 : 4250, 0 144 : 4360, 0 148 : 4250, 0 152 : 4250, 0 156 : 4249, 0 160 : 4250, 0 164 : 4253, 0 168 : 4361, 0 172 : 4250, 0 176 : 4250, 0 180 : 4252, 0 184 : 4360, 0 188 : 4360, 0 192 : 4250, 0 196 : 4249, 0 200 : 4361, 0 204 : 4250, 0 208 : 4249, 0 212 : 4250, 42 216 : 4250, 3509 220 : 4250, 4026 224 : 4250, 4027 228 : 4250, 4027 232 : 4250, 4026 236 : 4253, 4029 240 : 4250, 4027 244 : 4361, 4137 248 : 4361, 4137 252 : 4250, 4027 256 : 4363, 4140 260 : 4361, 4137 264 : 4250, 4027 268 : 4250, 4027 272 : 4252, 4029 276 : 4250, 4026 280 : 4250, 4027 284 : 4250, 4026 288 : 4250, 4026 292 : 4250, 4027 296 : 4361, 4137 300 : 4361, 4137 304 : 4250, 4027 308 : 4363, 4140 312 : 4361, 4137 316 : 4250, 4027 320 : 4250, 4027 324 : 4252, 4029 328 : 4250, 4027 332 : 4250, 2899 336 : 4250, 72 MIOCK jitter meter ch=0 1T = (336-100) = 236 dly cells Clock freq = 1534 MHz, period = 651 ps, 1 dly cell = 275/100 ps == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 44 (14~75) winsize 62 [CA 1] Center 44 (14~75) winsize 62 [CA 2] Center 40 (11~69) winsize 59 [CA 3] Center 39 (10~69) winsize 60 [CA 4] Center 38 (8~68) winsize 61 [CA 5] Center 37 (7~67) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 275/100 ps CA0 delay=44 (14~75),Diff = 7 PI (24 cell) CA1 delay=44 (14~75),Diff = 7 PI (24 cell) CA2 delay=40 (11~69),Diff = 3 PI (10 cell) CA3 delay=39 (10~69),Diff = 2 PI (7 cell) CA4 delay=38 (8~68),Diff = 1 PI (3 cell) CA5 delay=37 (7~67),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=37 [CBTSetCACLKResult] CA Dly = 37 CS Dly: 11 (0~42) [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=0 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 43 (13~74) winsize 62 [CA 1] Center 43 (13~74) winsize 62 [CA 2] Center 39 (10~69) winsize 60 [CA 3] Center 38 (9~68) winsize 60 [CA 4] Center 37 (7~67) winsize 61 [CA 5] Center 37 (7~67) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 275/100 ps CA0 delay=44 (14~74),Diff = 7 PI (24 cell) CA1 delay=44 (14~74),Diff = 7 PI (24 cell) CA2 delay=40 (11~69),Diff = 3 PI (10 cell) CA3 delay=39 (10~68),Diff = 2 PI (7 cell) CA4 delay=37 (8~67),Diff = 0 PI (0 cell) CA5 delay=37 (7~67),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=37 [CBTSetCACLKResult] CA Dly = 37 CS Dly: 11 (0~43) [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=0 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 16 | B1->B0 | 2323 2626 | 0 0 | (0 0) (0 0) 1 4 20 | B1->B0 | 2323 3030 | 0 1 | (0 0) (0 0) 1 4 24 | B1->B0 | 3434 3434 | 0 1 | (0 0) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 1 5 16 | B1->B0 | 3434 3232 | 1 0 | (1 1) (1 0) 1 5 20 | B1->B0 | 3434 2525 | 1 0 | (1 0) (0 0) 1 5 24 | B1->B0 | 2828 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 2323 2a2a | 0 1 | (0 0) (0 0) 1 6 20 | B1->B0 | 2929 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4444 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 14) 1 9 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 1 9 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 22) best DQS0 dly(MCK, UI, PI) = (1, 9, 14) best DQS1 dly(MCK, UI, PI) = (1, 9, 22) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 14) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 22) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 131 (80 ~ 183) 104 iDelay=200, Bit 1, Center 135 (80 ~ 191) 112 iDelay=200, Bit 2, Center 127 (72 ~ 183) 112 iDelay=200, Bit 3, Center 127 (72 ~ 183) 112 iDelay=200, Bit 4, Center 135 (80 ~ 191) 112 iDelay=200, Bit 5, Center 119 (64 ~ 175) 112 iDelay=200, Bit 6, Center 143 (88 ~ 199) 112 iDelay=200, Bit 7, Center 139 (88 ~ 191) 104 iDelay=200, Bit 8, Center 111 (56 ~ 167) 112 iDelay=200, Bit 9, Center 111 (56 ~ 167) 112 iDelay=200, Bit 10, Center 119 (64 ~ 175) 112 iDelay=200, Bit 11, Center 115 (64 ~ 167) 104 iDelay=200, Bit 12, Center 131 (72 ~ 191) 120 iDelay=200, Bit 13, Center 127 (72 ~ 183) 112 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 135 (80 ~ 191) 112 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 132, DQM1 = 123 DQ Delay: DQ0 =131, DQ1 =135, DQ2 =127, DQ3 =127 DQ4 =135, DQ5 =119, DQ6 =143, DQ7 =139 DQ8 =111, DQ9 =111, DQ10 =119, DQ11 =115 DQ12 =131, DQ13 =127, DQ14 =135, DQ15 =135 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =991 (3 ,6, 31) DQ OEN =(3 ,3) Update DQM dly =991 (3 ,6, 31) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =983 (3 ,6, 23) DQ OEN =(3 ,3) Update DQM dly =983 (3 ,6, 23) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 12, minWin=21, winSum=358 TX Vref=18, minBit 4, minWin=22, winSum=370 TX Vref=20, minBit 4, minWin=23, winSum=383 TX Vref=22, minBit 4, minWin=23, winSum=392 TX Vref=24, minBit 0, minWin=24, winSum=403 TX Vref=26, minBit 1, minWin=25, winSum=415 TX Vref=28, minBit 0, minWin=26, winSum=423 TX Vref=30, minBit 0, minWin=25, winSum=418 TX Vref=32, minBit 10, minWin=24, winSum=409 TX Vref=34, minBit 4, minWin=24, winSum=397 [TxChooseVref] Worse bit 0, Min win 26, Win sum 423, Final Vref 28 Final TX Range 0 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =275/100 ps == TX Byte 0 == u2DelayCellOfst[0]=14 cells (4 PI) u2DelayCellOfst[1]=21 cells (6 PI) u2DelayCellOfst[2]=10 cells (3 PI) u2DelayCellOfst[3]=14 cells (4 PI) u2DelayCellOfst[4]=10 cells (3 PI) u2DelayCellOfst[5]=0 cells (0 PI) u2DelayCellOfst[6]=21 cells (6 PI) u2DelayCellOfst[7]=21 cells (6 PI) Update DQ dly =988 (3 ,6, 28) DQ OEN =(3 ,3) Update DQM dly =991 (3 ,6, 31) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=0 cells (0 PI) u2DelayCellOfst[10]=7 cells (2 PI) u2DelayCellOfst[11]=0 cells (0 PI) u2DelayCellOfst[12]=10 cells (3 PI) u2DelayCellOfst[13]=10 cells (3 PI) u2DelayCellOfst[14]=17 cells (5 PI) u2DelayCellOfst[15]=10 cells (3 PI) Update DQ dly =981 (3 ,6, 21) DQ OEN =(3 ,3) Update DQM dly =983 (3 ,6, 23) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =734 (2 ,6, 30) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =725 (2 ,6, 21) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH0 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 24 -> 127 RX Vref 24 -> 127, step: 1 RX Delay 11 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 24 [Byte1]: 24 Set Vref, RX VrefLevel [Byte0]: 25 [Byte1]: 25 Set Vref, RX VrefLevel [Byte0]: 26 [Byte1]: 26 Set Vref, RX VrefLevel [Byte0]: 27 [Byte1]: 27 Set Vref, RX VrefLevel [Byte0]: 28 [Byte1]: 28 Set Vref, RX VrefLevel [Byte0]: 29 [Byte1]: 29 Set Vref, RX VrefLevel [Byte0]: 30 [Byte1]: 30 Set Vref, RX VrefLevel [Byte0]: 31 [Byte1]: 31 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Final RX Vref Byte 0 = 62 to rank0 Final RX Vref Byte 1 = 62 to rank0 Final RX Vref Byte 0 = 62 to rank1 Final RX Vref Byte 1 = 62 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 129, DQM1 = 121 DQ Delay: DQ0 =130, DQ1 =132, DQ2 =126, DQ3 =126 DQ4 =132, DQ5 =118, DQ6 =136, DQ7 =138 DQ8 =110, DQ9 =110, DQ10 =122, DQ11 =116 DQ12 =126, DQ13 =126, DQ14 =132, DQ15 =132 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4141, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK0, (LSB)MR18= 0x1206, (MSB)MR19= 0x303, tDQSOscB0 = 406 ps tDQSOscB1 = 400 ps CH0 RK0: MR19=303, MR18=1206 CH0_RK0: MR19=0x303, MR18=0x1206, DQSOSC=400, MR23=63, INC=23, DEC=15 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 26 => 26 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 2323 2f2f | 0 1 | (0 0) (1 1) 1 4 16 | B1->B0 | 2323 3434 | 0 1 | (0 0) (1 1) 1 4 20 | B1->B0 | 2a2a 3434 | 0 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 3434 3232 | 1 1 | (1 1) (1 0) 1 5 12 | B1->B0 | 3434 2828 | 1 0 | (1 1) (0 1) 1 5 16 | B1->B0 | 3434 2323 | 1 0 | (1 0) (0 0) 1 5 20 | B1->B0 | 3434 2323 | 0 0 | (0 1) (0 0) 1 5 24 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 3434 | 0 1 | (0 0) (0 0) 1 6 12 | B1->B0 | 2323 4343 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 2323 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 3b3b 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 8) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 1 9 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 18) best DQS0 dly(MCK, UI, PI) = (1, 9, 8) best DQS1 dly(MCK, UI, PI) = (1, 9, 18) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 8) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 18) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 131 (72 ~ 191) 120 iDelay=200, Bit 1, Center 131 (72 ~ 191) 120 iDelay=200, Bit 2, Center 131 (72 ~ 191) 120 iDelay=200, Bit 3, Center 127 (72 ~ 183) 112 iDelay=200, Bit 4, Center 135 (80 ~ 191) 112 iDelay=200, Bit 5, Center 119 (64 ~ 175) 112 iDelay=200, Bit 6, Center 139 (80 ~ 199) 120 iDelay=200, Bit 7, Center 139 (80 ~ 199) 120 iDelay=200, Bit 8, Center 115 (56 ~ 175) 120 iDelay=200, Bit 9, Center 115 (56 ~ 175) 120 iDelay=200, Bit 10, Center 123 (64 ~ 183) 120 iDelay=200, Bit 11, Center 119 (64 ~ 175) 112 iDelay=200, Bit 12, Center 127 (72 ~ 183) 112 iDelay=200, Bit 13, Center 131 (72 ~ 191) 120 iDelay=200, Bit 14, Center 131 (72 ~ 191) 120 iDelay=200, Bit 15, Center 131 (72 ~ 191) 120 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 131, DQM1 = 124 DQ Delay: DQ0 =131, DQ1 =131, DQ2 =131, DQ3 =127 DQ4 =135, DQ5 =119, DQ6 =139, DQ7 =139 DQ8 =115, DQ9 =115, DQ10 =123, DQ11 =119 DQ12 =127, DQ13 =131, DQ14 =131, DQ15 =131 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =991 (3 ,6, 31) DQ OEN =(3 ,3) Update DQM dly =991 (3 ,6, 31) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =982 (3 ,6, 22) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 8, minWin=22, winSum=371 TX Vref=18, minBit 9, minWin=22, winSum=381 TX Vref=20, minBit 3, minWin=23, winSum=390 TX Vref=22, minBit 9, minWin=23, winSum=398 TX Vref=24, minBit 8, minWin=24, winSum=409 TX Vref=26, minBit 3, minWin=25, winSum=417 TX Vref=28, minBit 4, minWin=25, winSum=419 TX Vref=30, minBit 4, minWin=25, winSum=417 TX Vref=32, minBit 0, minWin=25, winSum=412 TX Vref=34, minBit 0, minWin=24, winSum=401 TX Vref=36, minBit 0, minWin=24, winSum=395 [TxChooseVref] Worse bit 4, Min win 25, Win sum 419, Final Vref 28 Final TX Range 0 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =275/100 ps == TX Byte 0 == u2DelayCellOfst[0]=14 cells (4 PI) u2DelayCellOfst[1]=21 cells (6 PI) u2DelayCellOfst[2]=14 cells (4 PI) u2DelayCellOfst[3]=10 cells (3 PI) u2DelayCellOfst[4]=10 cells (3 PI) u2DelayCellOfst[5]=0 cells (0 PI) u2DelayCellOfst[6]=21 cells (6 PI) u2DelayCellOfst[7]=17 cells (5 PI) Update DQ dly =987 (3 ,6, 27) DQ OEN =(3 ,3) Update DQM dly =990 (3 ,6, 30) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=0 cells (0 PI) u2DelayCellOfst[10]=7 cells (2 PI) u2DelayCellOfst[11]=0 cells (0 PI) u2DelayCellOfst[12]=10 cells (3 PI) u2DelayCellOfst[13]=10 cells (3 PI) u2DelayCellOfst[14]=14 cells (4 PI) u2DelayCellOfst[15]=10 cells (3 PI) Update DQ dly =980 (3 ,6, 20) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =733 (2 ,6, 29) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =724 (2 ,6, 20) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH0 RK1 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 11 -> 252, step: 4 iDelay=195, Bit 0, Center 126 (71 ~ 182) 112 iDelay=195, Bit 1, Center 130 (75 ~ 186) 112 iDelay=195, Bit 2, Center 122 (67 ~ 178) 112 iDelay=195, Bit 3, Center 126 (71 ~ 182) 112 iDelay=195, Bit 4, Center 128 (75 ~ 182) 108 iDelay=195, Bit 5, Center 116 (63 ~ 170) 108 iDelay=195, Bit 6, Center 138 (83 ~ 194) 112 iDelay=195, Bit 7, Center 136 (83 ~ 190) 108 iDelay=195, Bit 8, Center 112 (59 ~ 166) 108 iDelay=195, Bit 9, Center 110 (55 ~ 166) 112 iDelay=195, Bit 10, Center 122 (67 ~ 178) 112 iDelay=195, Bit 11, Center 116 (63 ~ 170) 108 iDelay=195, Bit 12, Center 126 (75 ~ 178) 104 iDelay=195, Bit 13, Center 126 (71 ~ 182) 112 iDelay=195, Bit 14, Center 134 (79 ~ 190) 112 iDelay=195, Bit 15, Center 130 (75 ~ 186) 112 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 127, DQM1 = 122 DQ Delay: DQ0 =126, DQ1 =130, DQ2 =122, DQ3 =126 DQ4 =128, DQ5 =116, DQ6 =138, DQ7 =136 DQ8 =112, DQ9 =110, DQ10 =122, DQ11 =116 DQ12 =126, DQ13 =126, DQ14 =134, DQ15 =130 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4141, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK1, (LSB)MR18= 0x1309, (MSB)MR19= 0x303, tDQSOscB0 = 405 ps tDQSOscB1 = 400 ps CH0 RK1: MR19=303, MR18=1309 CH0_RK1: MR19=0x303, MR18=0x1309, DQSOSC=400, MR23=63, INC=23, DEC=15 [RxdqsGatingPostProcess] freq 1600 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 15, RK1: 15, Final_Datlat 15 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 43 (15~72) winsize 58 [CA 1] Center 43 (14~72) winsize 59 [CA 2] Center 38 (10~67) winsize 58 [CA 3] Center 36 (7~66) winsize 60 [CA 4] Center 38 (8~68) winsize 61 [CA 5] Center 36 (7~66) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 275/100 ps CA0 delay=43 (15~72),Diff = 7 PI (24 cell) CA1 delay=43 (14~72),Diff = 7 PI (24 cell) CA2 delay=38 (10~67),Diff = 2 PI (7 cell) CA3 delay=36 (7~66),Diff = 0 PI (0 cell) CA4 delay=38 (8~68),Diff = 2 PI (7 cell) CA5 delay=36 (7~66),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 9 (0~40) [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=0 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 43 (14~72) winsize 59 [CA 1] Center 43 (15~72) winsize 58 [CA 2] Center 38 (9~67) winsize 59 [CA 3] Center 37 (8~66) winsize 59 [CA 4] Center 38 (9~68) winsize 60 [CA 5] Center 36 (7~66) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 275/100 ps CA0 delay=43 (15~72),Diff = 7 PI (24 cell) CA1 delay=43 (15~72),Diff = 7 PI (24 cell) CA2 delay=38 (10~67),Diff = 2 PI (7 cell) CA3 delay=37 (8~66),Diff = 1 PI (3 cell) CA4 delay=38 (9~68),Diff = 2 PI (7 cell) CA5 delay=36 (7~66),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 11 (0~45) [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=0 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 24 => 24 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 16 | B1->B0 | 2727 2323 | 1 0 | (0 0) (0 0) 1 4 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 1 5 16 | B1->B0 | 2c2c 3333 | 1 0 | (1 0) (0 1) 1 5 20 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 3a3a 3737 | 0 0 | (0 0) (1 1) 1 6 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 14) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 14) best DQS0 dly(MCK, UI, PI) = (1, 9, 14) best DQS1 dly(MCK, UI, PI) = (1, 9, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 14) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 139 (88 ~ 191) 104 iDelay=200, Bit 1, Center 127 (72 ~ 183) 112 iDelay=200, Bit 2, Center 123 (72 ~ 175) 104 iDelay=200, Bit 3, Center 135 (80 ~ 191) 112 iDelay=200, Bit 4, Center 135 (80 ~ 191) 112 iDelay=200, Bit 5, Center 143 (88 ~ 199) 112 iDelay=200, Bit 6, Center 143 (96 ~ 191) 96 iDelay=200, Bit 7, Center 131 (80 ~ 183) 104 iDelay=200, Bit 8, Center 111 (56 ~ 167) 112 iDelay=200, Bit 9, Center 115 (64 ~ 167) 104 iDelay=200, Bit 10, Center 127 (72 ~ 183) 112 iDelay=200, Bit 11, Center 123 (72 ~ 175) 104 iDelay=200, Bit 12, Center 135 (80 ~ 191) 112 iDelay=200, Bit 13, Center 135 (80 ~ 191) 112 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 135 (80 ~ 191) 112 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 134, DQM1 = 127 DQ Delay: DQ0 =139, DQ1 =127, DQ2 =123, DQ3 =135 DQ4 =135, DQ5 =143, DQ6 =143, DQ7 =131 DQ8 =111, DQ9 =115, DQ10 =127, DQ11 =123 DQ12 =135, DQ13 =135, DQ14 =135, DQ15 =135 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =982 (3 ,6, 22) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =983 (3 ,6, 23) DQ OEN =(3 ,3) Update DQM dly =983 (3 ,6, 23) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 5, minWin=21, winSum=364 TX Vref=18, minBit 8, minWin=21, winSum=372 TX Vref=20, minBit 8, minWin=21, winSum=384 TX Vref=22, minBit 8, minWin=23, winSum=400 TX Vref=24, minBit 8, minWin=23, winSum=401 TX Vref=26, minBit 10, minWin=24, winSum=414 TX Vref=28, minBit 9, minWin=25, winSum=419 TX Vref=30, minBit 11, minWin=24, winSum=416 TX Vref=32, minBit 11, minWin=24, winSum=412 TX Vref=34, minBit 11, minWin=23, winSum=397 [TxChooseVref] Worse bit 9, Min win 25, Win sum 419, Final Vref 28 Final TX Range 0 Vref 28 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =275/100 ps == TX Byte 0 == u2DelayCellOfst[0]=17 cells (5 PI) u2DelayCellOfst[1]=14 cells (4 PI) u2DelayCellOfst[2]=0 cells (0 PI) u2DelayCellOfst[3]=7 cells (2 PI) u2DelayCellOfst[4]=7 cells (2 PI) u2DelayCellOfst[5]=17 cells (5 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=7 cells (2 PI) Update DQ dly =979 (3 ,6, 19) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=7 cells (2 PI) u2DelayCellOfst[10]=10 cells (3 PI) u2DelayCellOfst[11]=7 cells (2 PI) u2DelayCellOfst[12]=14 cells (4 PI) u2DelayCellOfst[13]=17 cells (5 PI) u2DelayCellOfst[14]=17 cells (5 PI) u2DelayCellOfst[15]=17 cells (5 PI) Update DQ dly =981 (3 ,6, 21) DQ OEN =(3 ,3) Update DQM dly =983 (3 ,6, 23) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =723 (2 ,6, 19) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =724 (2 ,6, 20) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH1 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 24 -> 127 RX Vref 24 -> 127, step: 1 RX Delay 11 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 24 [Byte1]: 24 Set Vref, RX VrefLevel [Byte0]: 25 [Byte1]: 25 Set Vref, RX VrefLevel [Byte0]: 26 [Byte1]: 26 Set Vref, RX VrefLevel [Byte0]: 27 [Byte1]: 27 Set Vref, RX VrefLevel [Byte0]: 28 [Byte1]: 28 Set Vref, RX VrefLevel [Byte0]: 29 [Byte1]: 29 Set Vref, RX VrefLevel [Byte0]: 30 [Byte1]: 30 Set Vref, RX VrefLevel [Byte0]: 31 [Byte1]: 31 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Final RX Vref Byte 0 = 59 to rank0 Final RX Vref Byte 1 = 56 to rank0 Final RX Vref Byte 0 = 59 to rank1 Final RX Vref Byte 1 = 56 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 131, DQM1 = 124 DQ Delay: DQ0 =134, DQ1 =126, DQ2 =120, DQ3 =128 DQ4 =130, DQ5 =142, DQ6 =142, DQ7 =126 DQ8 =110, DQ9 =114, DQ10 =128, DQ11 =118 DQ12 =132, DQ13 =132, DQ14 =130, DQ15 =132 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x5151, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK0, (LSB)MR18= 0x1600, (MSB)MR19= 0x303, tDQSOscB0 = 410 ps tDQSOscB1 = 398 ps CH1 RK0: MR19=303, MR18=1600 CH1_RK0: MR19=0x303, MR18=0x1600, DQSOSC=398, MR23=63, INC=23, DEC=15 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2929 | 0 1 | (0 0) (1 1) 1 4 12 | B1->B0 | 2d2d 3434 | 0 1 | (1 1) (1 1) 1 4 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 1 5 8 | B1->B0 | 3434 2e2e | 1 0 | (1 0) (0 0) 1 5 12 | B1->B0 | 2f2f 2424 | 1 0 | (1 0) (0 0) 1 5 16 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 1 5 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 3030 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 3838 4646 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 6) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 10) best DQS0 dly(MCK, UI, PI) = (1, 9, 6) best DQS1 dly(MCK, UI, PI) = (1, 9, 10) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 6) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 10) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 135 (80 ~ 191) 112 iDelay=200, Bit 1, Center 127 (72 ~ 183) 112 iDelay=200, Bit 2, Center 119 (64 ~ 175) 112 iDelay=200, Bit 3, Center 131 (72 ~ 191) 120 iDelay=200, Bit 4, Center 131 (72 ~ 191) 120 iDelay=200, Bit 5, Center 147 (96 ~ 199) 104 iDelay=200, Bit 6, Center 139 (80 ~ 199) 120 iDelay=200, Bit 7, Center 127 (72 ~ 183) 112 iDelay=200, Bit 8, Center 115 (56 ~ 175) 120 iDelay=200, Bit 9, Center 115 (56 ~ 175) 120 iDelay=200, Bit 10, Center 131 (72 ~ 191) 120 iDelay=200, Bit 11, Center 119 (64 ~ 175) 112 iDelay=200, Bit 12, Center 135 (80 ~ 191) 112 iDelay=200, Bit 13, Center 135 (80 ~ 191) 112 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 135 (80 ~ 191) 112 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 132, DQM1 = 127 DQ Delay: DQ0 =135, DQ1 =127, DQ2 =119, DQ3 =131 DQ4 =131, DQ5 =147, DQ6 =139, DQ7 =127 DQ8 =115, DQ9 =115, DQ10 =131, DQ11 =119 DQ12 =135, DQ13 =135, DQ14 =135, DQ15 =135 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =982 (3 ,6, 22) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =982 (3 ,6, 22) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 8, minWin=22, winSum=380 TX Vref=18, minBit 8, minWin=23, winSum=387 TX Vref=20, minBit 5, minWin=24, winSum=396 TX Vref=22, minBit 8, minWin=24, winSum=404 TX Vref=24, minBit 9, minWin=24, winSum=409 TX Vref=26, minBit 15, minWin=24, winSum=418 TX Vref=28, minBit 0, minWin=25, winSum=421 TX Vref=30, minBit 0, minWin=25, winSum=422 TX Vref=32, minBit 0, minWin=25, winSum=414 TX Vref=34, minBit 5, minWin=24, winSum=406 TX Vref=36, minBit 0, minWin=24, winSum=401 TX Vref=38, minBit 8, minWin=22, winSum=391 [TxChooseVref] Worse bit 0, Min win 25, Win sum 422, Final Vref 30 Final TX Range 0 Vref 30 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =275/100 ps == TX Byte 0 == u2DelayCellOfst[0]=14 cells (4 PI) u2DelayCellOfst[1]=10 cells (3 PI) u2DelayCellOfst[2]=0 cells (0 PI) u2DelayCellOfst[3]=7 cells (2 PI) u2DelayCellOfst[4]=7 cells (2 PI) u2DelayCellOfst[5]=17 cells (5 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=7 cells (2 PI) Update DQ dly =979 (3 ,6, 19) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=3 cells (1 PI) u2DelayCellOfst[10]=10 cells (3 PI) u2DelayCellOfst[11]=7 cells (2 PI) u2DelayCellOfst[12]=14 cells (4 PI) u2DelayCellOfst[13]=14 cells (4 PI) u2DelayCellOfst[14]=17 cells (5 PI) u2DelayCellOfst[15]=17 cells (5 PI) Update DQ dly =980 (3 ,6, 20) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =723 (2 ,6, 19) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =723 (2 ,6, 19) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH1 RK1 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 11 -> 252, step: 4 iDelay=191, Bit 0, Center 132 (83 ~ 182) 100 iDelay=191, Bit 1, Center 124 (71 ~ 178) 108 iDelay=191, Bit 2, Center 118 (67 ~ 170) 104 iDelay=191, Bit 3, Center 126 (75 ~ 178) 104 iDelay=191, Bit 4, Center 130 (79 ~ 182) 104 iDelay=191, Bit 5, Center 142 (95 ~ 190) 96 iDelay=191, Bit 6, Center 138 (87 ~ 190) 104 iDelay=191, Bit 7, Center 126 (75 ~ 178) 104 iDelay=191, Bit 8, Center 112 (55 ~ 170) 116 iDelay=191, Bit 9, Center 112 (59 ~ 166) 108 iDelay=191, Bit 10, Center 128 (75 ~ 182) 108 iDelay=191, Bit 11, Center 118 (63 ~ 174) 112 iDelay=191, Bit 12, Center 134 (83 ~ 186) 104 iDelay=191, Bit 13, Center 136 (83 ~ 190) 108 iDelay=191, Bit 14, Center 132 (79 ~ 186) 108 iDelay=191, Bit 15, Center 136 (83 ~ 190) 108 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 129, DQM1 = 126 DQ Delay: DQ0 =132, DQ1 =124, DQ2 =118, DQ3 =126 DQ4 =130, DQ5 =142, DQ6 =138, DQ7 =126 DQ8 =112, DQ9 =112, DQ10 =128, DQ11 =118 DQ12 =134, DQ13 =136, DQ14 =132, DQ15 =136 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4545, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK1, (LSB)MR18= 0xe13, (MSB)MR19= 0x303, tDQSOscB0 = 400 ps tDQSOscB1 = 402 ps CH1 RK1: MR19=303, MR18=E13 CH1_RK1: MR19=0x303, MR18=0xE13, DQSOSC=400, MR23=63, INC=23, DEC=15 [RxdqsGatingPostProcess] freq 1600 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 15, RK1: 15, Final_Datlat 15 sync_frequency_calibration_params sync calibration params of frequency 1600 to shu:0 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 3200 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. DramC Write-DBI on PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 100, TRFC_05T 0, TXREFCNT 115, TRFCpb 44, TRFCpb_05T 0 sync_frequency_calibration_params_to_shu sync calibration params of frequency 1600 to shu:1 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [FAST_K] Save calibration result to emmc sync common calibartion params. sync cbt_mode0:1, 1:1 dram_init: ddr_geometry: 2 dram_init: ddr_geometry: 2 dram_init: ddr_geometry: 2 0:dram_rank_size:100000000 1:dram_rank_size:100000000 sync rank num:2, rank0_size:0x100000000, rank1_size:0x100000000 DFS_SHUFFLE_HW_MODE: ON dramc_set_vcore_voltage set vcore to 725000 Read voltage for 1600, 0 Vio18 = 0 Vcore = 725000 Vdram = 0 Vddq = 0 Vmddr = 0 switch to 3200 Mbps bootup [DramcRunTimeConfig] PHYPLL DPM_CONTROL_AFTERK: ON PER_BANK_REFRESH: ON REFRESH_OVERHEAD_REDUCTION: ON CMD_PICG_NEW_MODE: OFF XRTWTW_NEW_MODE: ON XRTRTR_NEW_MODE: ON TX_TRACKING: ON RDSEL_TRACKING: OFF DQS Precalculation for DVFS: ON RX_TRACKING: OFF HW_GATING DBG: ON ZQCS_ENABLE_LP4: ON RX_PICG_NEW_MODE: ON TX_PICG_NEW_MODE: ON ENABLE_RX_DCM_DPHY: ON LOWPOWER_GOLDEN_SETTINGS(DCM): ON DUMMY_READ_FOR_TRACKING: OFF !!! SPM_CONTROL_AFTERK: OFF !!! SPM could not control APHY IMPEDANCE_TRACKING: ON TEMP_SENSOR: ON HW_SAVE_FOR_SR: OFF CLK_FREE_FUN_FOR_DRAMC_PSEL: OFF PA_IMPROVEMENT_FOR_DRAMC_ACTIVE_POWER: OFF Read ODT Tracking: ON Refresh Rate DeBounce: ON DFS_NO_QUEUE_FLUSH: ON DFS_NO_QUEUE_FLUSH_LATENCY_CNT: OFF ENABLE_DFS_RUNTIME_MRW: OFF DDR_RESERVE_NEW_MODE: ON MR_CBT_SWITCH_FREQ: ON ========================= [MEM] 1st complex R/W mem test pass (start addr:0x4c400000) dram_init: ddr_geometry: 2 [MEM] 2nd complex R/W mem test pass (start addr:0x80000000, 0x0 @Rank1) dram_init: dram init end (result: 0) DRAM-K: Full calibration passed in 24550 msecs MRC: failed to locate region type 0. DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 Mapping address range [0x40000000:0x240000000) as cacheable | read-write | non-secure | normal Mapping address range [0x40000000:0x40100000) as non-cacheable | read-write | non-secure | normal Backing address range [0x40000000:0x80000000) with new page table @0x00112000 Backing address range [0x40000000:0x40200000) with new page table @0x00113000 DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 CBMEM: IMD: root @ 0xfffff000 254 entries. IMD: root @ 0xffffec00 62 entries. FMAP: area RO_VPD found @ 3f8000 (32768 bytes) WARNING: RO_VPD is uninitialized or empty. FMAP: area RW_VPD found @ 577000 (16384 bytes) CBFS: Found 'fallback/ramstage' @0x21840 size 0xe01e in mcache @0x00107c80 read SPI 0x42894 0xe01e: 6225 us, 9216 KB/s, 73.728 Mbps BS: romstage times (exec / console): total (unknown) / 24056 ms coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 ramstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception Enumerating buses... Show all devs... Before device enumeration. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 Compare with tree... Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 Root Device scanning... scan_static_bus for Root Device CPU_CLUSTER: 0 enabled scan_static_bus for Root Device done scan_bus: bus Root Device finished in 8 msecs done BS: BS_DEV_ENUMERATE run times (exec / console): 0 / 35 ms FMAP: area RW_MRC_CACHE found @ 57d000 (8192 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 BS: BS_DEV_ENUMERATE exit times (exec / console): 0 / 10 ms Allocating resources... Reading resources... Root Device read_resources bus 0 link: 0 DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 CPU_CLUSTER: 0 read_resources bus 0 link: 0 CPU: 00 missing read_resources CPU_CLUSTER: 0 read_resources bus 0 link: 0 done Root Device read_resources bus 0 link: 0 done Done reading resources. Show resources in subtree (Root Device)...After reading. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 CPU: 00 CPU_CLUSTER: 0 resource base 40000000 size 200000000 align 0 gran 0 limit 0 flags e0004200 index 0 CPU: 00 Root Device assign_resources, bus 0 link: 0 CPU_CLUSTER: 0 missing set_resources Root Device assign_resources, bus 0 link: 0 done Done setting resources. Show resources in subtree (Root Device)...After assigning values. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 CPU: 00 CPU_CLUSTER: 0 resource base 40000000 size 200000000 align 0 gran 0 limit 0 flags e0004200 index 0 CPU: 00 Done allocating resources. BS: BS_DEV_RESOURCES run times (exec / console): 0 / 91 ms Enabling resources... done. BS: BS_DEV_ENABLE run times (exec / console): 0 / 3 ms Initializing devices... Root Device init init hardware done! 0x00000018: ctrlr->caps 52.000 MHz: ctrlr->f_max 0.400 MHz: ctrlr->f_min 0x40ff8080: ctrlr->voltages sclk: 390625 Bus Width = 1 sclk: 390625 Bus Width = 1 Early init status = 3 out: cmd=0x12e: 03 c9 2e 01 00 00 04 00 01 00 00 00 in-header: 03 fc 00 00 01 00 00 00 in-data: 00 out: cmd=0x12d: 03 c8 2d 01 00 00 05 00 01 00 00 00 01 in-header: 03 fd 00 00 00 00 00 00 in-data: out: cmd=0x12e: 03 ca 2e 01 00 00 04 00 00 00 00 00 in-header: 03 fc 00 00 01 00 00 00 in-data: 00 out: cmd=0x12d: 03 c9 2d 01 00 00 05 00 00 00 00 00 01 in-header: 03 fd 00 00 00 00 00 00 in-data: [SSUSB] Setting up USB HOST controller... [SSUSB] u3phy_ports_enable u2p:1, u3p:1 [SSUSB] phy power-on done. FMAP: area COREBOOT found @ 21000 (4014080 bytes) CBFS: Found 'dpm.dm' @0x2fe00 size 0x20 in mcache @0xffffc13c mtk_init_mcu: Loaded (and reset) dpm.dm in 9 msecs (40 bytes) CBFS: Found 'dpm.pm' @0x2fe80 size 0x2ad3 in mcache @0xffffc16c read SPI 0x50eb0 0x2ad3: 1174 us, 9338 KB/s, 74.704 Mbps mtk_init_mcu: Loaded (and reset) dpm.pm in 13 msecs (14004 bytes) CBFS: Found 'spm_firmware.bin' @0x4f580 size 0x1f6a in mcache @0xffffc204 read SPI 0x705bc 0x1f6a: 923 us, 8712 KB/s, 69.696 Mbps SPM: binary array size = 0x9dc SPM: spmfw (version pcm_suspend_v1.45_20201028_mtcmosapi_align16) spm_kick_im_to_fetch: ptr = 0x80000010, pmem/dmem words = 0x9c4/0x18 mtk_init_mcu: Loaded (and reset) spm_firmware.bin in 27 msecs (10173 bytes) SPM: spm_init done in 34 msecs, spm pc = 0x3f4 configure_display: Starting display init anx7625_power_on_init: Init interface. anx7625_disable_pd_protocol: Disabled PD feature. anx7625_power_on_init: Firmware: ver 0x13, rev 0x0. anx7625_start_dp_work: Secure OCM version=00 anx7625_hpd_change_detect: HPD received 0x7e:0x45=0x91 sp_tx_get_edid_block: EDID Block = 1 Extracted contents: header: 00 ff ff ff ff ff ff 00 serial number: 26 cf 7d 05 00 00 00 00 00 1e version: 01 04 basic params: 95 1f 11 78 0a chroma info: 76 90 94 55 54 90 27 21 50 54 established: 00 00 00 standard: 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 descriptor 1: 38 36 80 a0 70 38 20 40 18 30 3c 00 35 ae 10 00 00 19 descriptor 2: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 descriptor 3: 00 00 00 fe 00 49 6e 66 6f 56 69 73 69 6f 6e 0a 20 20 descriptor 4: 00 00 00 fe 00 52 31 34 30 4e 57 46 35 20 52 48 20 0a extensions: 00 checksum: fb Manufacturer: IVO Model 57d Serial Number 0 Made week 0 of 2020 EDID version: 1.4 Digital display 6 bits per primary color channel DisplayPort interface Maximum image size: 31 cm x 17 cm Gamma: 220% Check DPMS levels Supported color formats: RGB 4:4:4, YCrCb 4:2:2 First detailed timing is preferred timing Established timings supported: Standard timings supported: Detailed timings Hex of detail: 383680a07038204018303c0035ae10000019 Detailed mode (IN HEX): Clock 138800 KHz, 135 mm x ae mm 0780 0798 07c8 0820 hborder 0 0438 043b 0447 0458 vborder 0 -hsync -vsync Did detailed timing Hex of detail: 000000000000000000000000000000000000 Manufacturer-specified data, tag 0 Hex of detail: 000000fe00496e666f566973696f6e0a2020 ASCII string: InfoVision Hex of detail: 000000fe00523134304e574635205248200a ASCII string: R140NWF5 RH Checksum Checksum: 0xfb (valid) configure_display: 'IVO R140NWF5 RH ' 1920x1080@0Hz DSI data_rate: 832800000 bps anx7625_parse_edid: detected IVO panel, use k value 0x3b anx7625_parse_edid: pixelclock(138800). hactive(1920), hsync(48), hfp(24), hbp(88) vactive(1080), vsync(12), vfp(3), vbp(17) anx7625_dsi_config: config dsi. anx7625_dsi_video_config: compute M(11370496), N(552960), divider(4). anx7625_dsi_config: success to config DSI anx7625_dp_start: MIPI phy setup OK. mtk_ddp_mode_set display resolution: 1920x1080@0 bpp 4 mtk_ddp_mode_set invalid vrefresh 60 main_disp_path_setup ovl_layer_smi_id_en ovl_layer_smi_id_en ccorr_config aal_config gamma_config postmask_config dither_config framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32 x_res x y_res: 1920 x 1080, size: 8294400 at 0x0 Root Device init finished in 554 msecs CPU_CLUSTER: 0 init Mapping address range [0x00200000:0x00300000) as cacheable | read-write | secure | device INFRA2APU_SRAM_PROT_EN 0x10001e98 = 0x3fffffff APU_MBOX 0x190000b0 = 0x10001 APU_MBOX 0x190001b0 = 0x10001 APU_MBOX 0x190005b0 = 0x10001 APU_MBOX 0x190006b0 = 0x10001 CBFS: Found 'mcupm.bin' @0x329c0 size 0xe237 in mcache @0xffffc19c read SPI 0x539f4 0xe237: 6246 us, 9271 KB/s, 74.168 Mbps mtk_init_mcu: Loaded (and reset) mcupm.bin in 24 msecs (117884 bytes) CBFS: Found 'sspm.bin' @0x40c40 size 0xe8ef in mcache @0xffffc1d0 read SPI 0x61c74 0xe8ef: 6409 us, 9304 KB/s, 74.432 Mbps mtk_init_mcu: Loaded (and reset) sspm.bin in 21 msecs (137228 bytes) CPU_CLUSTER: 0 init finished in 81 msecs Devices initialized Show all devs... After init. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 BS: BS_DEV_INIT run times (exec / console): 212 / 447 ms FMAP: area RW_ELOG found @ 57f000 (4096 bytes) ELOG: NV offset 0x57f000 size 0x1000 read SPI 0x57f000 0x1000: 487 us, 8410 KB/s, 67.280 Mbps ELOG: area is 4096 bytes, full threshold 3842, shrink size 1024 ELOG: Event(17) added with size 13 at 2024-04-30 06:54:10 UTC out: cmd=0x121: 03 db 21 01 00 00 00 00 in-header: 03 f0 00 00 2c 00 00 00 in-data: 6f 68 00 00 00 00 00 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ELOG: Event(A1) added with size 10 at 2024-04-30 06:54:11 UTC elog_add_boot_reason: Logged recovery mode boot (Dev-switch on), reason: 0x1b ELOG: Event(A0) added with size 9 at 2024-04-30 06:54:11 UTC elog_add_boot_reason: Logged dev mode boot BS: BS_POST_DEVICE entry times (exec / console): 3 / 64 ms Finalize devices... Devices finalized BS: BS_POST_DEVICE run times (exec / console): 0 / 3 ms Writing coreboot table at 0xffe64000 0. 000000000010a000-0000000000113fff: RAMSTAGE 1. 0000000040000000-00000000400fffff: RAM 2. 0000000040100000-000000004032afff: RAMSTAGE 3. 000000004032b000-00000000545fffff: RAM 4. 0000000054600000-000000005465ffff: BL31 5. 0000000054660000-00000000ffe63fff: RAM 6. 00000000ffe64000-00000000ffffffff: CONFIGURATION TABLES 7. 0000000100000000-000000023fffffff: RAM Passing 5 GPIOs to payload: NAME | PORT | POLARITY | VALUE EC in RW | 0x000000aa | low | undefined EC interrupt | 0x00000005 | low | undefined TPM interrupt | 0x000000ab | high | undefined SD card detect | 0x00000011 | high | undefined speaker enable | 0x00000093 | high | undefined out: cmd=0x6: 03 f7 06 00 00 00 00 00 in-header: 03 f9 00 00 02 00 00 00 in-data: 02 00 ADC[4]: Raw value=899852 ID=7 ADC[3]: Raw value=213336 ID=1 RAM Code: 0x71 ADC[6]: Raw value=74557 ID=0 ADC[5]: Raw value=212229 ID=1 SKU Code: 0x1 Wrote coreboot table at: 0xffe64000, 0x3ac bytes, checksum e385 coreboot table: 964 bytes. IMD ROOT 0. 0xfffff000 0x00001000 IMD SMALL 1. 0xffffe000 0x00001000 RO MCACHE 2. 0xffffc000 0x00001104 CONSOLE 3. 0xfff7c000 0x00080000 FMAP 4. 0xfff7b000 0x00000452 TIME STAMP 5. 0xfff7a000 0x00000910 VBOOT WORK 6. 0xfff66000 0x00014000 RAMOOPS 7. 0xffe66000 0x00100000 COREBOOT 8. 0xffe64000 0x00002000 IMD small region: IMD ROOT 0. 0xffffec00 0x00000400 VPD 1. 0xffffeb80 0x0000006c MMC STATUS 2. 0xffffeb60 0x00000004 BS: BS_WRITE_TABLES run times (exec / console): 1 / 137 ms Probing TPM: done! Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593bf581c Initialized TPM device CR50 revision 0 Checking cr50 for pending updates Reading cr50 TPM mode BS: BS_PAYLOAD_LOAD entry times (exec / console): 9 / 22 ms CBFS: Found 'fallback/payload' @0x3780c0 size 0x4f1b0 in mcache @0xffffd098 read SPI 0x3990ec 0x4f1b0: 34846 us, 9298 KB/s, 74.384 Mbps Checking segment from ROM address 0x40100000 Checking segment from ROM address 0x4010001c Loading segment from ROM address 0x40100000 code (compression=0) New segment dstaddr 0x80000000 memsize 0x21a7280 srcaddr 0x40100038 filesize 0x4f178 Loading Segment: addr: 0x80000000 memsz: 0x00000000021a7280 filesz: 0x000000000004f178 it's not compressed! [ 0x80000000, 8004f178, 0x821a7280) <- 40100038 Clearing Segment: addr: 0x000000008004f178 memsz: 0x0000000002158108 Loading segment from ROM address 0x4010001c Entry Point 0x80000000 Loaded segments BS: BS_PAYLOAD_LOAD run times (exec / console): 48 / 61 ms Jumping to boot code at 0x80000000(0xffe64000) CPU0: stack: 0x0010a000 - 0x0010d000, lowest used address 0x0010c500, stack used: 2816 bytes CBFS: Found 'fallback/bl31' @0x6db40 size 0x74a8 in mcache @0xffffc290 read SPI 0x8eb68 0x74a8: 3224 us, 9263 KB/s, 74.104 Mbps Checking segment from ROM address 0x40100000 Checking segment from ROM address 0x4010001c Loading segment from ROM address 0x40100000 code (compression=1) New segment dstaddr 0x54600000 memsize 0x2e000 srcaddr 0x40100038 filesize 0x7470 Loading Segment: addr: 0x54600000 memsz: 0x000000000002e000 filesz: 0x0000000000007470 using LZMA [ 0x54600000, 54614abc, 0x5462e000) <- 40100038 Clearing Segment: addr: 0x0000000054614abc memsz: 0x0000000000019544 Loading segment from ROM address 0x4010001c Entry Point 0x54601000 Loaded segments NOTICE: MT8192 bl31_setup NOTICE: BL31: v2.4(debug):v2.4-448-gce3ebc861 NOTICE: BL31: Built : Sat Sep 11 09:59:37 UTC 2021 WARNING: region 0: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 1: WARNING: sa:0x8000, ea:0x83ff, apc0: 0x80b6db40 apc1: 0xb6db6d WARNING: region 2: WARNING: sa:0x1000, ea:0x113f, apc0: 0x80b6d168 apc1: 0xb6db6d WARNING: region 3: WARNING: sa:0x0, ea:0x1bfff, apc0: 0x80b6db68 apc1: 0xb6db6d WARNING: region 4: WARNING: sa:0x0, ea:0x1bfff, apc0: 0x80b6db68 apc1: 0xb6db6d WARNING: region 5: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 6: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 7: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS0)D0_APC_0: 0x14000000 INFO: [DEVAPC] (INFRA_AO_SYS0)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D1_APC_1: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS0)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D2_APC_1: 0x3f00 INFO: [DEVAPC] (INFRA_AO_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D3_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D4_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D5_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D6_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D7_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D8_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D9_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D10_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D11_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D12_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D13_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D14_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D15_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_0: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_2: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_3: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_4: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_5: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_6: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_7: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_8: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_9: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_10: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_11: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_12: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_13: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_14: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_15: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_5: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_5: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_5: 0xcfff30ff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_0: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_2: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_3: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_4: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO)MAS_SEC_0: 0x18 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_0: 0x10000000 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_1: 0x1000004 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_5: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_6: 0x10000 INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_3: 0x3fffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_0: 0xfffc03fc INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_1: 0xfff3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_2: 0xfffcfccf INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_3: 0xff3fffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_4: 0xffff3ffc INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_0: 0xff3f33ff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_0: 0xfffff3ff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_1: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS2)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_AO_SYS2)D1_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO_SYS2)D2_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO_SYS2)D3_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO)MAS_SEC_0: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_0: 0x400400 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_1: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_5: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_6: 0x140000 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_7: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_0: 0xfffffff3 INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_1: 0xffffefff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_5: 0xcfffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_6: 0xf3fcffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_7: 0x3f INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D0_APC_1: 0x10000 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D1_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D2_APC_0: 0xffffcff3 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D2_APC_1: 0x3fcfff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D3_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D4_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D5_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D6_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D7_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D8_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D9_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D10_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D11_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D12_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D13_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D14_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D15_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO)MAS_SEC_0: 0x0 INFO: [APUAPC] vio 0 INFO: [APUAPC] set_apusys_ao_apc - SUCCESS! INFO: [APUAPC] set_apusys_noc_dapc - SUCCESS! INFO: [APUAPC] D0_APC_0: 0x400510 INFO: [APUAPC] D0_APC_1: 0x0 INFO: [APUAPC] D0_APC_2: 0x1540 INFO: [APUAPC] D0_APC_3: 0x0 INFO: [APUAPC] D1_APC_0: 0xffffffff INFO: [APUAPC] D1_APC_1: 0xffffffff INFO: [APUAPC] D1_APC_2: 0x3fffff INFO: [APUAPC] D1_APC_3: 0x0 INFO: [APUAPC] D2_APC_0: 0xffffffff INFO: [APUAPC] D2_APC_1: 0xffffffff INFO: [APUAPC] D2_APC_2: 0x3fffff INFO: [APUAPC] D2_APC_3: 0x0 INFO: [APUAPC] D3_APC_0: 0xffffffff INFO: [APUAPC] D3_APC_1: 0xffffffff INFO: [APUAPC] D3_APC_2: 0x3fffff INFO: [APUAPC] D3_APC_3: 0x0 INFO: [APUAPC] D4_APC_0: 0xffffffff INFO: [APUAPC] D4_APC_1: 0xffffffff INFO: [APUAPC] D4_APC_2: 0x3fffff INFO: [APUAPC] D4_APC_3: 0x0 INFO: [APUAPC] D5_APC_0: 0xffffffff INFO: [APUAPC] D5_APC_1: 0xffffffff INFO: [APUAPC] D5_APC_2: 0x3fffff INFO: [APUAPC] D5_APC_3: 0x0 INFO: [APUAPC] D6_APC_0: 0xffffffff INFO: [APUAPC] D6_APC_1: 0xffffffff INFO: [APUAPC] D6_APC_2: 0x3fffff INFO: [APUAPC] D6_APC_3: 0x0 INFO: [APUAPC] D7_APC_0: 0xffffffff INFO: [APUAPC] D7_APC_1: 0xffffffff INFO: [APUAPC] D7_APC_2: 0x3fffff INFO: [APUAPC] D7_APC_3: 0x0 INFO: [APUAPC] D8_APC_0: 0xffffffff INFO: [APUAPC] D8_APC_1: 0xffffffff INFO: [APUAPC] D8_APC_2: 0x3fffff INFO: [APUAPC] D8_APC_3: 0x0 INFO: [APUAPC] D9_APC_0: 0xffffffff INFO: [APUAPC] D9_APC_1: 0xffffffff INFO: [APUAPC] D9_APC_2: 0x3fffff INFO: [APUAPC] D9_APC_3: 0x0 INFO: [APUAPC] D10_APC_0: 0xffffffff INFO: [APUAPC] D10_APC_1: 0xffffffff INFO: [APUAPC] D10_APC_2: 0x3fffff INFO: [APUAPC] D10_APC_3: 0x0 INFO: [APUAPC] D11_APC_0: 0xffffffff INFO: [APUAPC] D11_APC_1: 0xffffffff INFO: [APUAPC] D11_APC_2: 0x3fffff INFO: [APUAPC] D11_APC_3: 0x0 INFO: [APUAPC] D12_APC_0: 0xffffffff INFO: [APUAPC] D12_APC_1: 0xffffffff INFO: [APUAPC] D12_APC_2: 0x3fffff INFO: [APUAPC] D12_APC_3: 0x0 INFO: [APUAPC] D13_APC_0: 0xffffffff INFO: [APUAPC] D13_APC_1: 0xffffffff INFO: [APUAPC] D13_APC_2: 0x3fffff INFO: [APUAPC] D13_APC_3: 0x0 INFO: [APUAPC] D14_APC_0: 0xffffffff INFO: [APUAPC] D14_APC_1: 0xffffffff INFO: [APUAPC] D14_APC_2: 0x3fffff INFO: [APUAPC] D14_APC_3: 0x0 INFO: [APUAPC] D15_APC_0: 0xffffffff INFO: [APUAPC] D15_APC_1: 0xffffffff INFO: [APUAPC] D15_APC_2: 0x3fffff INFO: [APUAPC] D15_APC_3: 0x0 INFO: [APUAPC] APC_CON: 0x4 INFO: [NOCDAPC] D0_APC_0: 0x0 INFO: [NOCDAPC] D0_APC_1: 0x0 INFO: [NOCDAPC] D1_APC_0: 0x0 INFO: [NOCDAPC] D1_APC_1: 0xfff INFO: [NOCDAPC] D2_APC_0: 0x0 INFO: [NOCDAPC] D2_APC_1: 0xfff INFO: [NOCDAPC] D3_APC_0: 0x0 INFO: [NOCDAPC] D3_APC_1: 0xfff INFO: [NOCDAPC] D4_APC_0: 0x0 INFO: [NOCDAPC] D4_APC_1: 0xfff INFO: [NOCDAPC] D5_APC_0: 0x0 INFO: [NOCDAPC] D5_APC_1: 0xfff INFO: [NOCDAPC] D6_APC_0: 0x0 INFO: [NOCDAPC] D6_APC_1: 0xfff INFO: [NOCDAPC] D7_APC_0: 0x0 INFO: [NOCDAPC] D7_APC_1: 0xfff INFO: [NOCDAPC] D8_APC_0: 0x0 INFO: [NOCDAPC] D8_APC_1: 0xfff INFO: [NOCDAPC] D9_APC_0: 0x0 INFO: [NOCDAPC] D9_APC_1: 0xfff INFO: [NOCDAPC] D10_APC_0: 0x0 INFO: [NOCDAPC] D10_APC_1: 0xfff INFO: [NOCDAPC] D11_APC_0: 0x0 INFO: [NOCDAPC] D11_APC_1: 0xfff INFO: [NOCDAPC] D12_APC_0: 0x0 INFO: [NOCDAPC] D12_APC_1: 0xfff INFO: [NOCDAPC] D13_APC_0: 0x0 INFO: [NOCDAPC] D13_APC_1: 0xfff INFO: [NOCDAPC] D14_APC_0: 0x0 INFO: [NOCDAPC] D14_APC_1: 0xfff INFO: [NOCDAPC] D15_APC_0: 0x0 INFO: [NOCDAPC] D15_APC_1: 0xfff INFO: [NOCDAPC] APC_CON: 0x4 INFO: [APUAPC] set_apusys_apc done INFO: [DEVAPC] devapc_init done INFO: GICv3 without legacy support detected. INFO: ARM GICv3 driver initialized in EL3 INFO: Maximum SPI INTID supported: 639 INFO: BL31: Initializing runtime services WARNING: BL31: cortex_a55: CPU workaround for 1530923 was missing! INFO: SPM: enable CPC mode INFO: mcdi ready for mcusys-off-idle and system suspend INFO: BL31: Preparing for EL3 exit to normal world INFO: Entry point address = 0x80000000 INFO: SPSR = 0x8 Starting depthcharge on Spherion... Wipe memory regions: [0x00000040000000, 0x00000054600000) [0x00000054660000, 0x00000080000000) [0x000000821a7280, 0x000000ffe64000) [0x00000100000000, 0x00000240000000) Initializing XHCI USB controller at 0x11200000. [firmware-asurada-13885.B-collabora] Dec 7 2021 09:38:38 asurada: tftpboot 192.168.201.1 13580668/tftp-deploy-jo2e459g/kernel/image.itb 13580668/tftp-deploy-jo2e459g/kernel/cmdline tftpboot 192.168.201.1 13580668/tftp-deploy-jo2e459g/kernel/image.itp-deploy-jo2e459g/kernel/cmdline Waiting for link R8152: Initializing Version 6 (ocp_data = 5c30) R8152: Done initializing Adding net device done. MAC: 00:24:32:30:78:52 Sending DHCP discover... done. Waiting for reply... done. Sending DHCP request... done. Waiting for reply... done. My ip is 192.168.201.14 The DHCP server ip is 192.168.201.1 TFTP server IP predefined by user: 192.168.201.1 Bootfile predefined by user: 13580668/tftp-deploy-jo2e459g/kernel/image.itb Sending tftp read request... done. Waiting for the transfer... 00000000 ################################################################ 00080000 ################################################################ 00100000 ################################################################ 00180000 ################################################################ 00200000 ################################################################ 00280000 ################################################################ 00300000 ################################################################ 00380000 ################################################################ 00400000 ################################################################ 00480000 ################################################################ 00500000 ################################################################ 00580000 ################################################################ 00600000 ################################################################ 00680000 ################################################################ 00700000 ################################################################ 00780000 ################################################################ 00800000 ################################################################ 00880000 ################################################################ 00900000 ################################################################ 00980000 ################################################################ 00a00000 ################################################################ 00a80000 ################################################################ 00b00000 ################################################################ 00b80000 ################################################################ 00c00000 ################################################################ 00c80000 ################################################################ 00d00000 ################################################################ 00d80000 ################################################################ 00e00000 ################################################################ 00e80000 ################################################################ 00f00000 ################################################################ 00f80000 ################################################################ 01000000 ################################################################ 01080000 ################################################################ 01100000 ################################################################ 01180000 ################################################################ 01200000 ################################################################ 01280000 ################################################################ 01300000 ################################################################ 01380000 ################################################################ 01400000 ################################################################ 01480000 ################################################################ 01500000 ################################################################ 01580000 ################################################################ 01600000 ################################################################ 01680000 ################################################################ 01700000 ################################################################ 01780000 ################################################################ 01800000 ################################################################ 01880000 ################################################################ 01900000 ################################################################ 01980000 ################################################################ 01a00000 ################################################################ 01a80000 ################################################################ 01b00000 ################################################################ 01b80000 ################################################################ 01c00000 ################################################################ 01c80000 ################################################################ 01d00000 ################################################################ 01d80000 ################################################################ 01e00000 ################################################################ 01e80000 ################################################################ 01f00000 ################################################################ 01f80000 ################################################################ 02000000 ################################################################ 02080000 ################################################################ 02100000 ################################################################ 02180000 ################################################################ 02200000 ################################################################ 02280000 ################################################################ 02300000 ################################################################ 02380000 ###### done. The bootfile was 37272790 bytes long. Sending tftp read request... done. Waiting for the transfer... 00000000 # done. Command line loaded dynamically from TFTP file: 13580668/tftp-deploy-jo2e459g/kernel/cmdline The command line is: console_msg_format=syslog earlycon deferred_probe_timeout=60 console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1 Loading FIT. Image ramdisk-1 has 23529346 bytes. Image fdt-1 has 65280 bytes. Image kernel-1 has 13676132 bytes. Compat preference: google,spherion-rev2-sku1 google,spherion-rev2 google,spherion-sku1 google,spherion Config conf-1 (default), kernel kernel-1, fdt fdt-1, ramdisk ramdisk-1, compat google,spherion-rev3 google,spherion-rev2 (match) google,spherion-rev1 google,spherion-rev0 google,spherion mediatek,mt8192 Choosing best match conf-1 for compat google,spherion-rev2. Connected to device vid:did:rid of 1ae0:0028:00 tpm_get_response: command 0x17b, return code 0x0 ec_init: CrosEC protocol v3 supported (256, 248) tpm_cleanup: add release locality here. Shutting down all USB controllers. Removing current net device Exiting depthcharge with code 4 at timestamp: 84072032 LZMA decompressing kernel-1 to 0x821a6718 LZMA decompressing kernel-1 to 0x40000000 jumping to kernel [ 0.000000] Booting Linux on physical CPU 0x0000000000 [0x412fd050] [ 0.000000] Linux version 6.9.0-rc4 (KernelCI@build-j181641-arm64-gcc-10-defconfig-arm64-chromebook-xb9dh) (aarch64-linux-gnu-gcc (Debian 10.2.1-6) 10.2.1 20210110, GNU ld (GNU Binutils for Debian) 2.35.2) #1 SMP PREEMPT Tue Apr 30 06:31:51 UTC 2024 [ 0.000000] KASLR enabled [ 0.000000] random: crng init done [ 0.000000] Machine model: Google Spherion (rev0 - 3) [ 0.000000] efi: UEFI not found. [ 0.000000] Reserved memory: created DMA memory pool at 0x0000000050000000, size 41 MiB [ 0.000000] OF: reserved mem: initialized node scp@50000000, compatible id shared-dma-pool [ 0.000000] OF: reserved mem: 0x0000000050000000..0x00000000528fffff (41984 KiB) nomap non-reusable scp@50000000 [ 0.000000] software IO TLB: Reserved memory: created restricted DMA pool at 0x00000000c0000000, size 64 MiB [ 0.000000] OF: reserved mem: initialized node wifi@c0000000, compatible id restricted-dma-pool [ 0.000000] OF: reserved mem: 0x00000000c0000000..0x00000000c3ffffff (65536 KiB) map non-reusable wifi@c0000000 [ 0.000000] OF: reserved mem: 0x00000000ffe66000..0x00000000fff65fff (1024 KiB) map non-reusable ramoops [ 0.000000] earlycon: mtk8250 at MMIO32 0x0000000011002000 (options '115200n8') [ 0.000000] printk: legacy bootconsole [mtk8250] enabled [ 0.000000] NUMA: No NUMA configuration found [ 0.000000] NUMA: Faking a node at [mem 0x0000000040000000-0x000000023fffffff] [ 0.000000] NUMA: NODE_DATA [mem 0x23efbb9c0-0x23efbdfff] [ 0.000000] Zone ranges: [ 0.000000] DMA [mem 0x0000000040000000-0x00000000ffffffff] [ 0.000000] DMA32 empty [ 0.000000] Normal [mem 0x0000000100000000-0x000000023fffffff] [ 0.000000] Movable zone start for each node [ 0.000000] Early memory node ranges [ 0.000000] node 0: [mem 0x0000000040000000-0x000000004fffffff] [ 0.000000] node 0: [mem 0x0000000050000000-0x00000000528fffff] [ 0.000000] node 0: [mem 0x0000000052900000-0x00000000545fffff] [ 0.000000] node 0: [mem 0x0000000054700000-0x00000000ffdfffff] [ 0.000000] node 0: [mem 0x0000000100000000-0x000000023fffffff] [ 0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000023fffffff] [ 0.000000] On node 0, zone DMA: 256 pages in unavailable ranges [ 0.000000] On node 0, zone Normal: 512 pages in unavailable ranges [ 0.000000] cma: Reserved 32 MiB at 0x00000000fde00000 on node -1 [ 0.000000] psci: probing for conduit method from DT. [ 0.000000] psci: PSCIv1.1 detected in firmware. [ 0.000000] psci: Using standard PSCI v0.2 function IDs [ 0.000000] psci: MIGRATE_INFO_TYPE not supported. [ 0.000000] psci: SMC Calling Convention v1.2 [ 0.000000] percpu: Embedded 24 pages/cpu s59112 r8192 d31000 u98304 [ 0.000000] Detected VIPT I-cache on CPU0 [ 0.000000] CPU features: detected: GIC system register CPU interface [ 0.000000] CPU features: detected: Virtualization Host Extensions [ 0.000000] CPU features: kernel page table isolation forced ON by KASLR [ 0.000000] CPU features: detected: Kernel page table isolation (KPTI) [ 0.000000] CPU features: detected: ARM errata 1165522, 1319367, or 1530923 [ 0.000000] alternatives: applying boot alternatives [ 0.000000] Kernel command line: console_msg_format=syslog earlycon deferred_probe_timeout=60 console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1 <5>[ 0.000000] Unknown kernel command line parameters "tftpserverip=192.168.201.1", will be passed to user space. <6>[ 0.000000] Dentry cache hash table entries: 1048576 (order: 11, 8388608 bytes, linear) <6>[ 0.000000] Inode-cache hash table entries: 524288 (order: 10, 4194304 bytes, linear) <6>[ 0.000000] Fallback order for Node 0: 0 <6>[ 0.000000] Built 1 zonelists, mobility grouping on. Total pages: 2063616 <6>[ 0.000000] Policy zone: Normal <6>[ 0.000000] mem auto-init: stack:off, heap alloc:off, heap free:off <6>[ 0.000000] software IO TLB: area num 8. <6>[ 0.000000] software IO TLB: mapped [mem 0x00000000f9e00000-0x00000000fde00000] (64MB) <6>[ 0.000000] Memory: 7934332K/8385536K available (18688K kernel code, 5122K rwdata, 24188K rodata, 10816K init, 755K bss, 418436K reserved, 32768K cma-reserved) <6>[ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=8, Nodes=1 <6>[ 0.000000] rcu: Preemptible hierarchical RCU implementation. <6>[ 0.000000] rcu: RCU event tracing is enabled. <6>[ 0.000000] rcu: RCU restricting CPUs from NR_CPUS=512 to nr_cpu_ids=8. <6>[ 0.000000] Trampoline variant of Tasks RCU enabled. <6>[ 0.000000] Tracing variant of Tasks RCU enabled. <6>[ 0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies. <6>[ 0.000000] rcu: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=8 <6>[ 0.000000] RCU Tasks: Setting shift to 3 and lim to 1 rcu_task_cb_adjust=1. <6>[ 0.000000] RCU Tasks Trace: Setting shift to 3 and lim to 1 rcu_task_cb_adjust=1. <6>[ 0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0 <6>[ 0.000000] GICv3: GIC: Using split EOI/Deactivate mode <6>[ 0.000000] GICv3: 608 SPIs implemented <6>[ 0.000000] GICv3: 0 Extended SPIs implemented <6>[ 0.000000] Root IRQ handler: gic_handle_irq <6>[ 0.000000] GICv3: GICv3 features: 16 PPIs <6>[ 0.000000] GICv3: CPU0: found redistributor 0 region 0:0x000000000c040000 <6>[ 0.000000] GICv3: GIC: PPI partition interrupt-partition-0[0] { /cpus/cpu@0[0] /cpus/cpu@100[1] /cpus/cpu@200[2] /cpus/cpu@300[3] } <6>[ 0.000000] GICv3: GIC: PPI partition interrupt-partition-1[1] { /cpus/cpu@400[4] /cpus/cpu@500[5] /cpus/cpu@600[6] /cpus/cpu@700[7] } <6>[ 0.000000] rcu: srcu_init: Setting srcu_struct sizes based on contention. <6>[ 0.000000] arch_timer: cp15 timer(s) running at 13.00MHz (phys). <6>[ 0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x2ff89eacb, max_idle_ns: 440795202429 ns <6>[ 0.000000] sched_clock: 56 bits at 13MHz, resolution 76ns, wraps every 4398046511101ns <6>[ 0.009684] Console: colour dummy device 80x25 <6>[ 0.014413] Calibrating delay loop (skipped), value calculated using timer frequency.. 26.00 BogoMIPS (lpj=52000) <6>[ 0.024856] pid_max: default: 32768 minimum: 301 <6>[ 0.029780] LSM: initializing lsm=capability <6>[ 0.034404] Mount-cache hash table entries: 16384 (order: 5, 131072 bytes, linear) <6>[ 0.042216] Mountpoint-cache hash table entries: 16384 (order: 5, 131072 bytes, linear) <6>[ 0.051101] spectre-v4 mitigation disabled by command-line option <6>[ 0.058259] rcu: Hierarchical SRCU implementation. <6>[ 0.063281] rcu: Max phase no-delay instances is 1000. <6>[ 0.071097] EFI services will not be available. <6>[ 0.076074] smp: Bringing up secondary CPUs ... <6>[ 0.081184] Detected VIPT I-cache on CPU1 <6>[ 0.081244] GICv3: CPU1: found redistributor 100 region 0:0x000000000c060000 <6>[ 0.081277] CPU1: Booted secondary processor 0x0000000100 [0x412fd050] <6>[ 0.081655] Detected VIPT I-cache on CPU2 <6>[ 0.081696] GICv3: CPU2: found redistributor 200 region 0:0x000000000c080000 <6>[ 0.081717] CPU2: Booted secondary processor 0x0000000200 [0x412fd050] <6>[ 0.082024] Detected VIPT I-cache on CPU3 <6>[ 0.082059] GICv3: CPU3: found redistributor 300 region 0:0x000000000c0a0000 <6>[ 0.082074] CPU3: Booted secondary processor 0x0000000300 [0x412fd050] <6>[ 0.082416] CPU features: detected: Spectre-v4 <6>[ 0.082423] CPU features: detected: Spectre-BHB <6>[ 0.082429] Detected PIPT I-cache on CPU4 <6>[ 0.082470] GICv3: CPU4: found redistributor 400 region 0:0x000000000c0c0000 <6>[ 0.082488] CPU4: Booted secondary processor 0x0000000400 [0x414fd0b0] <6>[ 0.082820] Detected PIPT I-cache on CPU5 <6>[ 0.082866] GICv3: CPU5: found redistributor 500 region 0:0x000000000c0e0000 <6>[ 0.082884] CPU5: Booted secondary processor 0x0000000500 [0x414fd0b0] <6>[ 0.083203] Detected PIPT I-cache on CPU6 <6>[ 0.083249] GICv3: CPU6: found redistributor 600 region 0:0x000000000c100000 <6>[ 0.083267] CPU6: Booted secondary processor 0x0000000600 [0x414fd0b0] <6>[ 0.083596] Detected PIPT I-cache on CPU7 <6>[ 0.083643] GICv3: CPU7: found redistributor 700 region 0:0x000000000c120000 <6>[ 0.083663] CPU7: Booted secondary processor 0x0000000700 [0x414fd0b0] <6>[ 0.083745] smp: Brought up 1 node, 8 CPUs <6>[ 0.225055] SMP: Total of 8 processors activated. <6>[ 0.229976] CPU: All CPU(s) started at EL2 <6>[ 0.234307] CPU features: detected: 32-bit EL0 Support <6>[ 0.239661] CPU features: detected: Data cache clean to the PoU not required for I/D coherence <6>[ 0.248464] CPU features: detected: Common not Private translations <6>[ 0.254936] CPU features: detected: CRC32 instructions <6>[ 0.260296] CPU features: detected: RCpc load-acquire (LDAPR) <6>[ 0.266251] CPU features: detected: LSE atomic instructions <6>[ 0.272031] CPU features: detected: Privileged Access Never <6>[ 0.277847] CPU features: detected: RAS Extension Support <6>[ 0.283490] CPU features: detected: Speculative Store Bypassing Safe (SSBS) <6>[ 0.290733] spectre-bhb mitigation disabled by command line option <6>[ 0.297144] alternatives: applying system-wide alternatives <6>[ 0.305931] CPU features: detected: Hardware dirty bit management on CPU4-7 <6>[ 0.315216] devtmpfs: initialized <6>[ 0.326121] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns <6>[ 0.336083] futex hash table entries: 2048 (order: 5, 131072 bytes, linear) <6>[ 0.344126] pinctrl core: initialized pinctrl subsystem <6>[ 0.351145] DMI not present or invalid. <6>[ 0.357216] NET: Registered PF_NETLINK/PF_ROUTE protocol family <6>[ 0.364046] DMA: preallocated 1024 KiB GFP_KERNEL pool for atomic allocations <6>[ 0.371556] DMA: preallocated 1024 KiB GFP_KERNEL|GFP_DMA pool for atomic allocations <6>[ 0.379773] DMA: preallocated 1024 KiB GFP_KERNEL|GFP_DMA32 pool for atomic allocations <6>[ 0.388005] audit: initializing netlink subsys (disabled) <5>[ 0.393708] audit: type=2000 audit(0.280:1): state=initialized audit_enabled=0 res=1 <6>[ 0.394652] thermal_sys: Registered thermal governor 'step_wise' <6>[ 0.401673] thermal_sys: Registered thermal governor 'power_allocator' <6>[ 0.407945] cpuidle: using governor menu <6>[ 0.418921] NET: Registered PF_QIPCRTR protocol family <6>[ 0.424422] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers. <6>[ 0.431535] ASID allocator initialised with 32768 entries <6>[ 0.438516] Serial: AMBA PL011 UART driver <6>[ 0.464064] platform 14010000.dsi: Fixed dependency cycle(s) with /soc/i2c@11cb0000/anx7625@58 <6>[ 0.481671] Modules: 2G module region forced by RANDOMIZE_MODULE_REGION_FULL <6>[ 0.488944] Modules: 0 pages in range for non-PLT usage <6>[ 0.488946] Modules: 509344 pages in range for PLT usage <6>[ 0.494910] HugeTLB: registered 1.00 GiB page size, pre-allocated 0 pages <6>[ 0.507458] HugeTLB: 0 KiB vmemmap can be freed for a 1.00 GiB page <6>[ 0.513947] HugeTLB: registered 32.0 MiB page size, pre-allocated 0 pages <6>[ 0.520953] HugeTLB: 0 KiB vmemmap can be freed for a 32.0 MiB page <6>[ 0.527440] HugeTLB: registered 2.00 MiB page size, pre-allocated 0 pages <6>[ 0.534443] HugeTLB: 0 KiB vmemmap can be freed for a 2.00 MiB page <6>[ 0.540930] HugeTLB: registered 64.0 KiB page size, pre-allocated 0 pages <6>[ 0.547934] HugeTLB: 0 KiB vmemmap can be freed for a 64.0 KiB page <6>[ 0.554672] Demotion targets for Node 0: null <6>[ 0.560346] ACPI: Interpreter disabled. <6>[ 0.566847] iommu: Default domain type: Translated <6>[ 0.571872] iommu: DMA domain TLB invalidation policy: strict mode <5>[ 0.578723] SCSI subsystem initialized <6>[ 0.582899] usbcore: registered new interface driver usbfs <6>[ 0.588629] usbcore: registered new interface driver hub <6>[ 0.594186] usbcore: registered new device driver usb <6>[ 0.600438] pps_core: LinuxPPS API ver. 1 registered <6>[ 0.605634] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <6>[ 0.614978] PTP clock support registered <6>[ 0.619243] EDAC MC: Ver: 3.0.0 <6>[ 0.623127] scmi_core: SCMI protocol bus registered <6>[ 0.629629] FPGA manager framework <6>[ 0.633324] Advanced Linux Sound Architecture Driver Initialized. <6>[ 0.640269] vgaarb: loaded <6>[ 0.643525] clocksource: Switched to clocksource arch_sys_counter <5>[ 0.649996] VFS: Disk quotas dquot_6.6.0 <6>[ 0.654176] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes) <6>[ 0.661381] pnp: PnP ACPI: disabled <6>[ 0.668538] NET: Registered PF_INET protocol family <6>[ 0.674113] IP idents hash table entries: 131072 (order: 8, 1048576 bytes, linear) <6>[ 0.686449] tcp_listen_portaddr_hash hash table entries: 4096 (order: 4, 65536 bytes, linear) <6>[ 0.695253] Table-perturb hash table entries: 65536 (order: 6, 262144 bytes, linear) <6>[ 0.703222] TCP established hash table entries: 65536 (order: 7, 524288 bytes, linear) <6>[ 0.711586] TCP bind hash table entries: 65536 (order: 9, 2097152 bytes, linear) <6>[ 0.721301] TCP: Hash tables configured (established 65536 bind 65536) <6>[ 0.728162] UDP hash table entries: 4096 (order: 5, 131072 bytes, linear) <6>[ 0.735224] UDP-Lite hash table entries: 4096 (order: 5, 131072 bytes, linear) <6>[ 0.742793] NET: Registered PF_UNIX/PF_LOCAL protocol family <6>[ 0.748927] RPC: Registered named UNIX socket transport module. <6>[ 0.755076] RPC: Registered udp transport module. <6>[ 0.760009] RPC: Registered tcp transport module. <6>[ 0.764942] RPC: Registered tcp-with-tls transport module. <6>[ 0.770655] RPC: Registered tcp NFSv4.1 backchannel transport module. <6>[ 0.777323] PCI: CLS 0 bytes, default 64 <6>[ 0.781696] Unpacking initramfs... <6>[ 0.788205] kvm [1]: nv: 477 coarse grained trap handlers <6>[ 0.794032] kvm [1]: IPA Size Limit: 40 bits <6>[ 0.798560] kvm [1]: GICv3: no GICV resource entry <6>[ 0.803580] kvm [1]: disabling GICv2 emulation <6>[ 0.808269] kvm [1]: GIC system register CPU interface enabled <6>[ 0.814343] kvm [1]: vgic interrupt IRQ18 <6>[ 0.818606] kvm [1]: VHE mode initialized successfully <5>[ 0.825018] Initialise system trusted keyrings <6>[ 0.829833] workingset: timestamp_bits=42 max_order=21 bucket_order=0 <6>[ 0.836693] squashfs: version 4.0 (2009/01/31) Phillip Lougher <5>[ 0.842930] NFS: Registering the id_resolver key type <5>[ 0.848232] Key type id_resolver registered <5>[ 0.852649] Key type id_legacy registered <6>[ 0.856902] nfs4filelayout_init: NFSv4 File Layout Driver Registering... <6>[ 0.863824] nfs4flexfilelayout_init: NFSv4 Flexfile Layout Driver Registering... <6>[ 0.871555] 9p: Installing v9fs 9p2000 file system support <5>[ 0.911045] Key type asymmetric registered <5>[ 0.915378] Asymmetric key parser 'x509' registered <6>[ 0.920522] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 243) <6>[ 0.928137] io scheduler mq-deadline registered <6>[ 0.932908] io scheduler kyber registered <6>[ 0.937181] io scheduler bfq registered <3>[ 0.967082] cannot find "mediatek,mt8192-fhctl" <6>[ 0.997010] mtk-socinfo mtk-socinfo.0.auto: MediaTek Kompanio 820 (MT8192) SoC detected. <6>[ 1.015073] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled <6>[ 1.023359] printk: legacy console [ttyS0] disabled <6>[ 1.048738] 11002000.serial: ttyS0 at MMIO 0x11002000 (irq = 252, base_baud = 1625000) is a ST16650V2 <6>[ 1.058209] printk: legacy console [ttyS0] enabled <6>[ 1.058209] printk: legacy console [ttyS0] enabled <6>[ 1.068353] printk: legacy bootconsole [mtk8250] disabled <6>[ 1.068353] printk: legacy bootconsole [mtk8250] disabled <6>[ 1.085094] msm_serial: driver initialized <6>[ 1.089830] SuperH (H)SCI(F) driver initialized <6>[ 1.094824] STM32 USART driver initialized <4>[ 1.101085] SPI driver tpm_tis_spi has no spi_device_id for atmel,attpm20p <6>[ 1.115658] loop: module loaded <4>[ 1.122375] mtk-pmic-keys: Failed to locate of_node [id: -1] <6>[ 1.122987] vgpu11_sshub: Bringing 400000uV into 575000-575000uV <6>[ 1.129358] megasas: 07.727.03.00-rc1 <6>[ 1.139761] vsram_others: Bringing 850000uV into 800000-800000uV <6>[ 1.150933] tpm_tis_spi spi1.0: TPM ready IRQ confirmed on attempt 2 <6>[ 1.167056] tpm_tis_spi spi1.0: 2.0 TPM (device-id 0x28, rev-id 0) <6>[ 1.229848] tpm_tis_spi spi1.0: Cr50 firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593b <6>[ 1.781523] Freeing initrd memory: 22972K <6>[ 1.800207] mtk-spi-nor 11234000.spi: spi frequency: 52000000 Hz <6>[ 1.810833] tun: Universal TUN/TAP device driver, 1.6 <6>[ 1.817107] thunder_xcv, ver 1.0 <6>[ 1.820610] thunder_bgx, ver 1.0 <6>[ 1.824105] nicpf, ver 1.0 <6>[ 1.828227] hns3: Hisilicon Ethernet Network Driver for Hip08 Family - version <6>[ 1.835704] hns3: Copyright (c) 2017 Huawei Corporation. <6>[ 1.841286] hclge is initializing <6>[ 1.844875] e1000: Intel(R) PRO/1000 Network Driver <6>[ 1.850007] e1000: Copyright (c) 1999-2006 Intel Corporation. <6>[ 1.856016] e1000e: Intel(R) PRO/1000 Network Driver <6>[ 1.861233] e1000e: Copyright(c) 1999 - 2015 Intel Corporation. <6>[ 1.867413] igb: Intel(R) Gigabit Ethernet Network Driver <6>[ 1.873064] igb: Copyright (c) 2007-2014 Intel Corporation. <6>[ 1.878904] igbvf: Intel(R) Gigabit Virtual Function Network Driver <6>[ 1.885440] igbvf: Copyright (c) 2009 - 2012 Intel Corporation. <6>[ 1.891948] sky2: driver version 1.30 <6>[ 1.897158] usbcore: registered new device driver r8152-cfgselector <6>[ 1.903690] usbcore: registered new interface driver r8152 <6>[ 1.909637] VFIO - User Level meta-driver version: 0.3 <6>[ 1.918110] usbcore: registered new interface driver usb-storage <6>[ 1.924620] usbcore: registered new device driver onboard-usb-hub <6>[ 1.934350] mt6397-rtc mt6359-rtc: registered as rtc0 <6>[ 1.939840] mt6397-rtc mt6359-rtc: setting system clock to 2024-04-30T06:55:13 UTC (1714460113) <6>[ 1.949652] i2c_dev: i2c /dev entries driver <6>[ 1.955324] platform 14010000.dsi: Fixed dependency cycle(s) with /soc/i2c@11cb0000/anx7625@58 <6>[ 1.964242] i2c 3-0058: Fixed dependency cycle(s) with /soc/i2c@11cb0000/anx7625@58/aux-bus/panel <6>[ 1.973379] i2c 3-0058: Fixed dependency cycle(s) with /soc/dsi@14010000 <6>[ 1.989010] mtk-wdt 10007000.watchdog: Watchdog enabled (timeout=31 sec, nowayout=0) <4>[ 1.998229] cpu cpu0: supply cpu not found, using dummy regulator <4>[ 2.004727] cpu cpu1: supply cpu not found, using dummy regulator <4>[ 2.011135] cpu cpu2: supply cpu not found, using dummy regulator <4>[ 2.017545] cpu cpu3: supply cpu not found, using dummy regulator <4>[ 2.023953] cpu cpu4: supply cpu not found, using dummy regulator <4>[ 2.030371] cpu cpu5: supply cpu not found, using dummy regulator <4>[ 2.036773] cpu cpu6: supply cpu not found, using dummy regulator <4>[ 2.043175] cpu cpu7: supply cpu not found, using dummy regulator <6>[ 2.063869] cpu cpu0: EM: created perf domain <6>[ 2.068736] cpu cpu4: EM: created perf domain <6>[ 2.074710] sdhci: Secure Digital Host Controller Interface driver <6>[ 2.081147] sdhci: Copyright(c) Pierre Ossman <6>[ 2.086192] Synopsys Designware Multimedia Card Interface Driver <6>[ 2.092886] sdhci-pltfm: SDHCI platform and OF driver helper <6>[ 2.093018] mmc0: CQHCI version 5.10 <6>[ 2.103079] ledtrig-cpu: registered to indicate activity on CPUs <6>[ 2.110366] SMCCC: SOC_ID: ID = jep106:0426:8192 Revision = 0x00000000 <6>[ 2.117499] usbcore: registered new interface driver usbhid <6>[ 2.123323] usbhid: USB HID core driver <6>[ 2.127702] spi_master spi0: will run message pump with realtime priority <6>[ 2.135337] hw perfevents: enabled with armv8_cortex_a55 PMU driver, 7 counters available <6>[ 2.144817] hw perfevents: enabled with armv8_cortex_a76 PMU driver, 7 counters available <6>[ 2.159489] mt6359-sound mt6359-sound: mt6359_parse_dt() failed to read mic-type-1, use default (0) <6>[ 2.162099] input: cros_ec as /devices/platform/soc/11010000.spi/spi_master/spi0/spi0.0/11010000.spi:ec@0:keyboard-controller/input/input0 <6>[ 2.171531] NET: Registered PF_PACKET protocol family <6>[ 2.186900] 9pnet: Installing 9P2000 support <6>[ 2.190351] input: cros_ec_buttons as /devices/platform/soc/11010000.spi/spi_master/spi0/spi0.0/11010000.spi:ec@0:keyboard-controller/input/input1 <5>[ 2.191453] Key type dns_resolver registered <4>[ 2.192012] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192046] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192076] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192106] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192136] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192165] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192195] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192224] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192254] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192283] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192312] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192341] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192371] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192412] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192457] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192502] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192548] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192594] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192639] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192688] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192733] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192786] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192832] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <4>[ 2.192877] mtk-msdc 11f60000.mmc: msdc_track_cmd_data: cmd=8 arg=00000000; host->error=0x00000002 <6>[ 2.193476] mtk-msdc 11f60000.mmc: Final PAD_DS_TUNE: 0x17014 <6>[ 2.206306] cros-ec-spi spi0.0: Chrome EC device registered <6>[ 2.209714] mmc0: Command Queue Engine enabled <6>[ 2.212042] Timer migration: 1 hierarchy levels; 8 children per group; 1 crossnode level <6>[ 2.455197] mmc0: new HS400 Enhanced strobe MMC card at address 0001 <6>[ 2.456419] registered taskstats version 1 <6>[ 2.462338] mmcblk0: mmc0:0001 DA4128 116 GiB <5>[ 2.466358] Loading compiled-in X.509 certificates <6>[ 2.475758] mmcblk0: p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 <6>[ 2.483767] mmcblk0boot0: mmc0:0001 DA4128 4.00 MiB <6>[ 2.490871] mmcblk0boot1: mmc0:0001 DA4128 4.00 MiB <6>[ 2.498375] mmcblk0rpmb: mmc0:0001 DA4128 16.0 MiB, chardev (507:0) <6>[ 2.503392] xhci-mtk 11200000.usb: uwk - reg:0x420, version:102 <6>[ 2.512140] xhci-mtk 11200000.usb: xHCI Host Controller <6>[ 2.517655] xhci-mtk 11200000.usb: new USB bus registered, assigned bus number 1 <6>[ 2.525498] xhci-mtk 11200000.usb: hcc params 0x01400f99 hci version 0x110 quirks 0x0000000000200010 <6>[ 2.534932] xhci-mtk 11200000.usb: irq 270, io mem 0x11200000 <6>[ 2.541005] xhci-mtk 11200000.usb: xHCI Host Controller <6>[ 2.546480] xhci-mtk 11200000.usb: new USB bus registered, assigned bus number 2 <6>[ 2.554135] xhci-mtk 11200000.usb: Host supports USB 3.1 Enhanced SuperSpeed <6>[ 2.561811] hub 1-0:1.0: USB hub found <6>[ 2.565819] hub 1-0:1.0: 1 port detected <6>[ 2.570092] usb usb2: We don't know the algorithms for LPM for this host, disabling LPM. <6>[ 2.578645] hub 2-0:1.0: USB hub found <6>[ 2.582650] hub 2-0:1.0: 1 port detected <3>[ 2.600831] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 2.615075] mtk-msdc 11f70000.mmc: Got CD GPIO <4>[ 2.621064] rt5682 1-001a: Using default DAI clk names: rt5682-dai-wclk, rt5682-dai-bclk <3>[ 2.630676] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <3>[ 2.656301] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <3>[ 2.680225] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <3>[ 2.704420] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 2.972121] usb 2-1: new SuperSpeed USB device number 2 using xhci-mtk <6>[ 3.003612] hub 2-1:1.0: USB hub found <6>[ 3.008104] hub 2-1:1.0: 3 ports detected <3>[ 3.036034] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 3.045768] hub 2-1:1.0: USB hub found <6>[ 3.050216] hub 2-1:1.0: 3 ports detected <3>[ 3.073035] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 3.123708] usb 1-1: new high-speed USB device number 2 using xhci-mtk <6>[ 3.279267] hub 1-1:1.0: USB hub found <6>[ 3.283651] hub 1-1:1.0: 4 ports detected <3>[ 3.304154] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 3.326920] hub 1-1:1.0: USB hub found <6>[ 3.331243] hub 1-1:1.0: 4 ports detected <3>[ 3.360596] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 3.367765] usb 2-1.3: new SuperSpeed USB device number 3 using xhci-mtk <6>[ 3.472370] r8152-cfgselector 2-1.3: reset SuperSpeed USB device number 3 using xhci-mtk <4>[ 3.509846] r8152 2-1.3:1.0: Direct firmware load for rtl_nic/rtl8153a-4.fw failed with error -2 <4>[ 3.518980] r8152 2-1.3:1.0: unable to load firmware patch rtl_nic/rtl8153a-4.fw (-2) <6>[ 3.561656] r8152 2-1.3:1.0 eth0: v1.12.13 <3>[ 3.582457] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 3.647894] usb 1-1.4: new high-speed USB device number 3 using xhci-mtk <6>[ 3.784033] hub 1-1.4:1.0: USB hub found <6>[ 3.788789] hub 1-1.4:1.0: 2 ports detected <3>[ 3.820429] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 3.852522] hub 1-1.4:1.0: USB hub found <6>[ 3.857283] hub 1-1.4:1.0: 2 ports detected <3>[ 3.884538] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 4.151874] usb 1-1.4.1: new high-speed USB device number 4 using xhci-mtk <3>[ 4.291840] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 4.343820] usb 1-1.4.2: new high-speed USB device number 5 using xhci-mtk <3>[ 4.480289] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 5.299732] r8152 2-1.3:1.0 eth0: carrier on <5>[ 5.323624] Sending DHCP requests .., OK <6>[ 7.440218] IP-Config: Got DHCP answer from 192.168.201.1, my address is 192.168.201.14 <6>[ 7.448535] IP-Config: Complete: <6>[ 7.452041] device=eth0, hwaddr=00:24:32:30:78:52, ipaddr=192.168.201.14, mask=255.255.255.0, gw=192.168.201.1 <6>[ 7.462756] host=mt8192-asurada-spherion-r0-cbg-3, domain=lava-rack, nis-domain=(none) <6>[ 7.471379] bootserver=192.168.201.1, rootserver=192.168.201.1, rootpath= <6>[ 7.471389] nameserver0=192.168.201.1 <6>[ 7.483610] clk: Disabling unused clocks <6>[ 7.488669] PM: genpd: Disabling unused power domains <6>[ 7.494029] ALSA device list: <6>[ 7.497271] No soundcards found. <6>[ 7.506042] Freeing unused kernel memory: 10816K <6>[ 7.511059] Run /init as init process Starting syslogd: OK Starting klogd: OK Running sysctl: OK Populating /dev using udev: <30>[ 7.559326] udevd[173]: starting version 3.2.9 <27>[ 7.568193] udevd[173]: specified user 'tss' unknown <27>[ 7.573707] udevd[173]: specified group 'tss' unknown <30>[ 7.580292] udevd[174]: starting eudev-3.2.9 <27>[ 7.611793] udevd[174]: specified user 'tss' unknown <27>[ 7.617208] udevd[174]: specified group 'tss' unknown <6>[ 7.724976] pstore: Using crash dump compression: deflate <6>[ 7.738922] pstore: Registered ramoops as persistent store backend <6>[ 7.745521] ramoops: using 0x100000@0xffe66000, ecc: 0 <6>[ 7.781111] mtk-pcie-gen3 11230000.pcie: host bridge /soc/pcie@11230000 ranges: <6>[ 7.787320] mtk-scp 10500000.scp: assigned reserved memory node scp@50000000 <6>[ 7.788845] mtk-pcie-gen3 11230000.pcie: MEM 0x0012000000..0x00127fffff -> 0x0012000000 <6>[ 7.804879] mtk-pcie-gen3 11230000.pcie: IO 0x0012800000..0x0012ffffff -> 0x0012800000 <3>[ 7.805510] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 7.820570] remoteproc remoteproc0: scp is available <6>[ 7.826790] remoteproc remoteproc0: powering up scp <6>[ 7.832078] remoteproc remoteproc0: Booting fw image mediatek/mt8192/scp.img, size 309164 <6>[ 7.840544] mtk-scp 10500000.scp: IPI buf addr 0x000ffdb0 <6>[ 7.853709] mc: Linux media interface: v0.10 <6>[ 7.866015] mediatek-mipi-tx 11e50000.dsi-phy: can't get nvmem_cell_get, ignore it <6>[ 7.867278] sbs-battery 8-000b: sbs-battery: battery gas gauge device registered <6>[ 7.888259] Bluetooth: Core ver 2.22 <6>[ 7.894637] videodev: Linux video capture interface: v2.00 <6>[ 7.910941] NET: Registered PF_BLUETOOTH protocol family <6>[ 7.916589] Bluetooth: HCI device and connection manager initialized <4>[ 7.916924] sbs-battery 8-000b: I2C adapter does not support I2C_FUNC_SMBUS_READ_BLOCK_DATA. <4>[ 7.916924] Fallback method does not support PEC. <6>[ 7.923233] Bluetooth: HCI socket layer initialized <6>[ 7.941983] Bluetooth: L2CAP socket layer initialized <6>[ 7.943043] mtk-pcie-gen3 11230000.pcie: PCI host bridge to bus 0000:00 <6>[ 7.947313] Bluetooth: SCO socket layer initialized <6>[ 7.955598] pci_bus 0000:00: root bus resource [bus 00-ff] <3>[ 7.956656] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <4>[ 7.960329] elants_i2c 0-0010: supply vcc33 not found, using dummy regulator <6>[ 7.965472] pci_bus 0000:00: root bus resource [mem 0x12000000-0x127fffff] <4>[ 7.973416] elants_i2c 0-0010: supply vccio not found, using dummy regulator <6>[ 7.980517] mtk-scp 10500000.scp: SCP is ready. FW version asurada_scp_v2.0.20536+a3bcde3e <6>[ 7.980519] mtk-scp 10500000.scp: creating channel cros-ec-rpmsg addr 0xd <6>[ 7.980600] pci_bus 0000:00: root bus resource [io 0x0000-0x7fffff] (bus address [0x12800000-0x12ffffff]) <6>[ 7.980693] pci 0000:00:00.0: [14c3:6786] type 01 class 0x060400 PCIe Root Port <6>[ 7.980732] pci 0000:00:00.0: BAR 0 [mem 0x00000000-0x00003fff 64bit pref] <6>[ 7.980744] pci 0000:00:00.0: PCI bridge to [bus 00] <6>[ 7.980755] pci 0000:00:00.0: bridge window [io 0x0000-0x0fff] <6>[ 7.980762] pci 0000:00:00.0: bridge window [mem 0x00000000-0x000fffff] <6>[ 7.980773] pci 0000:00:00.0: bridge window [mem 0x00000000-0x000fffff 64bit pref] <6>[ 7.980874] pci 0000:00:00.0: supports D1 D2 <6>[ 7.980877] pci 0000:00:00.0: PME# supported from D0 D1 D2 D3hot D3cold <6>[ 7.983675] pci 0000:00:00.0: bridge configuration invalid ([bus 00-00]), reconfiguring <6>[ 7.983820] pci 0000:01:00.0: [14c3:7961] type 00 class 0x028000 PCIe Endpoint <6>[ 7.983855] pci 0000:01:00.0: BAR 0 [mem 0x00000000-0x000fffff 64bit pref] <6>[ 7.983875] pci 0000:01:00.0: BAR 2 [mem 0x00000000-0x00003fff 64bit pref] <6>[ 7.983893] pci 0000:01:00.0: BAR 4 [mem 0x00000000-0x00000fff 64bit pref] <6>[ 7.984029] pci 0000:01:00.0: supports D1 D2 <6>[ 7.984033] pci 0000:01:00.0: PME# supported from D0 D1 D2 D3hot D3cold <6>[ 7.992902] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/ovl@14005000 <6>[ 7.994918] remoteproc remoteproc0: remote processor scp is now up <6>[ 7.995939] pci_bus 0000:01: busn_res: [bus 01-ff] end is updated to 01 <6>[ 7.996074] pci 0000:00:00.0: bridge window [mem 0x12000000-0x121fffff 64bit pref]: assigned <6>[ 7.996086] pci 0000:00:00.0: BAR 0 [mem 0x12200000-0x12203fff 64bit pref]: assigned <6>[ 7.996117] pci 0000:01:00.0: BAR 0 [mem 0x12000000-0x120fffff 64bit pref]: assigned <6>[ 7.996136] pci 0000:01:00.0: BAR 2 [mem 0x12100000-0x12103fff 64bit pref]: assigned <6>[ 7.996158] pci 0000:01:00.0: BAR 4 [mem 0x12104000-0x12104fff 64bit pref]: assigned <6>[ 7.996178] pci 0000:00:00.0: PCI bridge to [bus 01] <6>[ 7.996196] pci 0000:00:00.0: bridge window [mem 0x12000000-0x121fffff 64bit pref] <6>[ 7.997084] pcieport 0000:00:00.0: enabling device (0000 -> 0002) <3>[ 7.997369] power_supply sbs-8-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 8.001084] pcieport 0000:00:00.0: PME: Signaling with IRQ 277 <6>[ 8.002198] pcieport 0000:00:00.0: AER: enabled with IRQ 277 <6>[ 8.003509] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/ovl@14006000 <3>[ 8.020420] power_supply sbs-8-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 8.027969] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/rdma@14007000 <6>[ 8.027994] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/color@14009000 <6>[ 8.035278] panfrost 13000000.gpu: clock rate = 357999878 <6>[ 8.040446] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/ccorr@1400a000 <6>[ 8.049742] panfrost 13000000.gpu: mali-g57 id 0x9093 major 0x0 minor 0x0 status 0x0 <6>[ 8.053796] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/aal@1400b000 <6>[ 8.061790] panfrost 13000000.gpu: features: 00000000,000019f7, issues: 00000003,80000400 <6>[ 8.066312] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/gamma@1400c000 <6>[ 8.072369] elan_i2c 2-0015: Elan Touchpad: Module ID: 0x0128, Firmware: 0x0002, Sample: 0x0004, IAP: 0x0003 <6>[ 8.072771] input: Elan Touchpad as /devices/platform/soc/11d21000.i2c/i2c-2/2-0015/input/input2 <6>[ 8.073341] panfrost 13000000.gpu: Features: L2:0x07130206 Shader:0x00000000 Tiler:0x00000809 Mem:0x101 MMU:0x00002830 AS:0xff JS:0x7 <6>[ 8.081487] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/dsi@14010000 <6>[ 8.088882] panfrost 13000000.gpu: shader_present=0x50045 l2_present=0x1 <6>[ 8.090045] [drm] Initialized panfrost 1.2.0 20180908 for 13000000.gpu on minor 0 <6>[ 8.096045] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/ovl@14014000 <6>[ 8.099868] input: Elan Touchscreen as /devices/platform/soc/11f00000.i2c/i2c-0/0-0010/input/input3 <3>[ 8.106056] mediatek-mutex 14001000.mutex: error -2 can't parse gce-client-reg property (0) <6>[ 8.110758] mediatek-drm mediatek-drm.11.auto: Adding component match for /soc/rdma@14015000 <3>[ 8.121925] anx7625 3-0058: [drm:anx7625_i2c_probe] *ERROR* fail to find dsi host. <6>[ 8.205236] usb 1-1.4.1: Found UVC 1.10 device HD User Facing (04f2:b741) <6>[ 8.213227] usbcore: registered new interface driver btusb <4>[ 8.219828] bluetooth hci0: Direct firmware load for mediatek/BT_RAM_CODE_MT7961_1a_2_hdr.bin failed with error -2 <6>[ 8.222938] usbcore: registered new interface driver uvcvideo <6>[ 8.243270] cros-ec-dev cros-ec-dev.12.auto: CrOS System Control Processor MCU detected <3>[ 8.250995] Bluetooth: hci0: Failed to load firmware file (-2) <6>[ 8.277873] cros-ec-rpmsg 10500000.scp.cros-ec-rpmsg.13.-1: Chrome EC device registered <5>[ 8.277971] cfg80211: Loading compiled-in X.509 certificates for regulatory database <3>[ 8.282249] Bluetooth: hci0: Failed to set up firmware (-2) <4>[ 8.284994] mt8192-audio 11210000.syscon:mt8192-afe-pcm: No cache defaults, reading back from HW <6>[ 8.285649] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_dai_pcm_register() <6>[ 8.285654] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mtk_afe_combine_sub_dai(), num of dai 39 <3>[ 8.288704] debugfs: Directory '11210000.syscon:mt8192-afe-pcm' with parent 'mt8192_mt6359_rt1015p_rt5682' already present! <4>[ 8.294444] rt5682 1-001a: ASoC: source widget I2S1 overwritten <4>[ 8.299276] Bluetooth: hci0: HCI Enhanced Setup Synchronous Connection command is advertised, but not supported. <5>[ 8.309257] Loaded X.509 cert 'sforshee: 00b28ddf47aef9cea7' <5>[ 8.532488] Loaded X.509 cert 'wens: 61c038651aabdcf94bd0ac7ff06c7248db18c600' <4>[ 8.540047] platform regulatory.0: Direct firmware load for regulatory.db failed with error -2 <6>[ 8.548930] cfg80211: failed to load regulatory.db <6>[ 8.572106] input: mt8192_mt6359_rt1015p_rt5682 Headset Jack as /devices/platform/sound/sound/card0/input4 <3>[ 8.588068] SVSB_GPU_LOW: cannot get "gpu" thermal zone <3>[ 8.593724] mtk-svs 1100bc00.svs: error -ENODEV: svs bank resource setup fail <6>[ 8.594911] mt7921e 0000:01:00.0: assigned reserved memory node wifi@c0000000 <6>[ 8.603954] mtk-iommu 1401d000.m4u: bound 14003000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.608662] mt7921e 0000:01:00.0: enabling device (0000 -> 0002) <6>[ 8.616868] mtk-iommu 1401d000.m4u: bound 14004000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.625532] mt7921e 0000:01:00.0: ASIC revision: 79610010 <6>[ 8.631460] mtk-iommu 1401d000.m4u: bound 1f002000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.631467] mtk-iommu 1401d000.m4u: bound 1602e000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.631471] mtk-iommu 1401d000.m4u: bound 1600d000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.662127] mtk-iommu 1401d000.m4u: bound 17010000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.670466] mtk-iommu 1401d000.m4u: bound 1502e000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.678805] mtk-iommu 1401d000.m4u: bound 1582e000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.687145] mtk-iommu 1401d000.m4u: bound 1a001000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.695482] mtk-iommu 1401d000.m4u: bound 1a002000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.703821] mtk-iommu 1401d000.m4u: bound 1a00f000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.712161] mtk-iommu 1401d000.m4u: bound 1a010000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.720507] mtk-iommu 1401d000.m4u: bound 1a011000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.728856] mtk-iommu 1401d000.m4u: bound 1b10f000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.730407] mt7921e 0000:01:00.0: HW/SW Version: 0x8a108a10, Build Time: 20240219110958a <6>[ 8.730407] <6>[ 8.737206] mtk-iommu 1401d000.m4u: bound 1b00f000.larb (ops mtk_smi_larb_component_ops) <6>[ 8.907194] panel-simple-dp-aux aux-3-0058: Detected IVO R140NWF5 RH (0x057d) <6>[ 8.922361] mediatek-disp-ovl 14005000.ovl: Adding to iommu group 0 <6>[ 8.938481] mediatek-disp-ovl 14006000.ovl: Adding to iommu group 0 done <6>[ 8.948765] mediatek-disp-ovl 14014000.ovl: Adding to iommu group 0 <6>[ 8.959321] mediatek-disp-rdma 14007000.rdma: Adding to iommu group 0 Saving random seed: <6>[ 8.970730] mediatek-disp-rdma 14015000.rdma: Adding to iommu group 0 OK <6>[ 8.978471] mediatek-drm mediatek-drm.11.auto: bound 14005000.ovl (ops mtk_disp_ovl_component_ops [mediatek_drm]) <6>[ 8.989091] mediatek-drm mediatek-drm.11.auto: bound 14006000.ovl (ops mtk_disp_ovl_component_ops [mediatek_drm]) <6>[ 8.999628] mediatek-drm mediatek-drm.11.auto: bound 14007000.rdma (ops mtk_disp_rdma_component_ops [mediatek_drm]) <6>[ 9.005714] mt7921e 0000:01:00.0: WM Firmware Version: ____010000, Build Time: 20240219111038 <6>[ 9.010339] mediatek-drm mediatek-drm.11.auto: bound 14009000.color (ops mtk_disp_color_component_ops [mediatek_drm]) <6>[ 9.029972] mediatek-drm mediatek-drm.11.auto: bound 1400a000.ccorr (ops mtk_disp_ccorr_component_ops [mediatek_drm]) <6>[ 9.040844] mediatek-drm mediatek-drm.11.auto: bound 1400b000.aal (ops mtk_disp_aal_component_ops [mediatek_drm]) Starting network<6>[ 9.051365] mediatek-drm mediatek-drm.11.auto: bound 1400c000.gamma (ops mtk_disp_gamma_component_ops [mediatek_drm]) : ip: RTNETLINK answers: File ex<6>[ 9.065719] mediatek-drm mediatek-drm.11.auto: bound 14010000.dsi (ops mtk_dsi_component_ops [mediatek_drm]) <6>[ 9.076585] mediatek-drm mediatek-drm.11.auto: bound 14014000.ovl (ops mtk_disp_ovl_component_ops [mediatek_drm]) <6>[ 9.087107] mediatek-drm mediatek-drm.11.auto: bound 14015000.rdma (ops mtk_disp_rdma_component_ops [mediatek_drm]) ists FAIL Star<6>[ 9.097849] mediatek-drm mediatek-drm.11.auto: Not creating crtc 1 because component 10 is disabled or missing <6>[ 9.098555] NET: Registered PF_INET6 protocol family <6>[ 9.110458] [drm] Initialized mediatek 1.0.0 20150513 for mediatek-drm.11.auto on minor 1 <6>[ 9.115301] Segment Routing with IPv6 ting dropbear ss<6>[ 9.127119] In-situ OAM (IOAM) with IPv6 hd: OK /bin/sh: can't access tty; job control turned off / # / # # # / # export SHELL=/bin/sh export SHELL=/bin/sh / # . /lava-13580668/environment . /lava-13580668/environment / # /lava-13580668/bin/lava-test-runner /lava-13580668/0 <6>[ 9.525315] Console: switching to colour frame buffer device 240x67 <6>[ 9.574385] mediatek-drm mediatek-drm.11.auto: [drm] fb0: mediatekdrmfb frame buffer device <4>[ 9.583137] ttyS ttyS0: 1 input overrun(s) /lava-13580668/bin/lava-test-run<6>[ 9.614625] mtk-vcodec-enc 17020000.vcodec: Adding to iommu group 1 <6>[ 9.625343] mtk-vcodec-dec 16000000.video-codec: Adding to iommu group 1 /bin/sh: /lava-13580668/bin/lava-test-run: not found / # <6>[ 9.654139] mtk-vdec-comp 16010000.video-codec: Adding to iommu group 1 <6>[ 9.661750] mtk-vdec-comp 16025000.video-codec: Adding to iommu group 1 <6>[ 9.839645] mt7921e 0000:01:00.0 wlp1s0: renamed from wlan0 <6>[ 37.972108] vpu: disabling <6>[ 37.975225] vproc2: disabling <6>[ 37.978585] vproc1: disabling <6>[ 37.982164] vaud18: disabling <6>[ 37.985946] va09: disabling <6>[ 37.989125] vsram_md: disabling <6>[ 37.996595] pp1000_dpbrdg: disabling <6>[ 38.000471] pp1800_dpbrdg: disabling <6>[ 38.004345] pp3300_dpbrdg: disabling