Info: SOL payload already de-activated Never mind [SOL Session operational. Use ~? for help] [serdes_cs_hw_calibration_optionV2_exec]:Macro1 CS1 LC Vco Cal done!(LCVCOCALDONE) in 0ms [SerdesCsCalib]:Macro1 CS1 PLL lock success!(0 ms) [serdes_init]:SerDes1 init success! Continue to dreset PCS Continue to dreset HLLC Continue to open PCS RX Wait for HLLC Training........OK Wait for HLLC1 Training........OK Wait for S1 HLLC Training........OK Wait for S1 HLLC1 Training........OK Open Secondary socket Window Djtag secondary 0x4004001d818 and 0x400d000d818 init Macro 0 Download Firmware Success!! Macro 1 Download Firmware Success!! Macro 0 Download Firmware Success!! Macro 1 Download Firmware Success!! [serdes_hilink0_init]:hilink0_mode hccs1 8 lane 16 bit Halt Macro 0 MCU!! Release Macro 0 MCU!! Temperature: 24 (0x18) [serdes_init]:SerDes0 init success! [serdes_hilink1_init]:hilink1_mode hccs0 8 lane 16 bit Halt Macro 1 MCU!! Release Macro 1 MCU!! Temperature: 24 (0x18) [serdes_init]:SerDes1 init success! [serdes_hilink0_init]:hilink0_mode hccs1 8 lane 16 bit Halt Macro 0 MCU!! Release Macro 0 MCU!! Temperature: 23 (0x17) [serdes_init]:SerDes0 init success! [serdes_hilink1_init]:hilink1_mode hccs0 8 lane 16 bit Halt Macro 1 MCU!! Release Macro 1 MCU!! Temperature: 24 (0x18) [serdes_init]:SerDes1 init success! Continue to dreset PCS Continue to dreset HLLC Continue to Enable CTLE Continue to open PCS RX Wait for HLLC Training........OK Wait for HLLC1 Training........OK Wait for S1 HLLC Training........OK Wait for S1 HLLC1 Training........OK S0 HLLC0 Interrupt status(0x4) = 0x0 S0 HLLC1 Interrupt status(0x4) = 0x0 S1 HLLC0 Interrupt status(0x4) = 0x0 S1 HLLC1 Interrupt status(0x4) = 0x0 Config Secondary socket Open Secondary socket Window close NB CS2 to PA Config socket0 NA PA Enable socket0 PA 2+2 Mode Config Secondary socket PA clean S0 remap for PA....Done clean remap for PA....Done Enable socket1 PA 2+2 Mode Djtag Secondary 0x4006001d818 Init S1 Preinit S1 Preinit End Config Secondary socket AA&LLC close S1 NB CS2 to PA OK1OK2OK3Djtag Secondary 0x408d000d818 Init Visit S1 NB Visit S1 NB DONE S1 NA PCIE clean remap.........Done S1 NA PCIE MEM CONFIG.........Done S1 NB PCIE clean remap.........Done S1 NB PCIE MEM CONFIG.........Done NB/TB PLL cInit TB PLL init....OK NB PLL init....OK [LPC] S1 MBIGEN CONFIG Done add-symbol-file /home/s00296804/Edk2/Build/D05Source/RELEASE_GCC49/AARCH64/HwPkg/Override/ArmPlatformPkg/Sec/Sec/DEBUG/ArmPlatformSec.dll 0xA4801800 Trust Zone Configuration is disabled Boot firmware (version Hisilicon D05 UEFI 16.12 Release built at 05/15/2017 07:53) init BMC. TempVer:0x20 GetDeviceId return Success GetVariable Not Found! Get Default Setup Configration &&&Now config iBMC BIOS WDT [action:0 countdown:3928 timeruse 2! Memory Init PEIM Loaded GetVariable Not Found! Get Default Setup Configration ------------------- Start RegisterTest: RegisterTest OK! ------------------- socket[0] Totem B I2C0 init ok. socket[0] Totem B I2C1 init ok. socket[1] Totem B I2C0 init ok. socket[1] Totem B I2C1 init ok. socket[0] channel[0] dimm[0] read from SPD, I2C Port:1 SlaveAddr:0x54 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[0][0].Dimm[0].DramWidth : X4 pGblData->Channel[0][0].Dimm[0].RankNum : 2 pGblData->Channel[0][0].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[0][0].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[0] channel[0] dimm[1] read from SPD, I2C Port:1 SlaveAddr:0x55 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[0] Channel[0] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[0][0].RankPresent : 0x3 socket[0] channel[1] dimm[0] read from SPD, I2C Port:0 SlaveAddr:0x54 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[0][1].Dimm[0].DramWidth : X4 pGblData->Channel[0][1].Dimm[0].RankNum : 2 pGblData->Channel[0][1].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[0][1].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[0] channel[1] dimm[1] read from SPD, I2C Port:0 SlaveAddr:0x55 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[0] Channel[1] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[0][1].RankPresent : 0x3 socket[0] channel[2] dimm[0] read from SPD, I2C Port:1 SlaveAddr:0x50 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[0][2].Dimm[0].DramWidth : X4 pGblData->Channel[0][2].Dimm[0].RankNum : 2 pGblData->Channel[0][2].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[0][2].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[0] channel[2] dimm[1] read from SPD, I2C Port:1 SlaveAddr:0x51 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[0] Channel[2] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[0][2].RankPresent : 0x3 socket[0] channel[3] dimm[0] read from SPD, I2C Port:0 SlaveAddr:0x50 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[0][3].Dimm[0].DramWidth : X4 pGblData->Channel[0][3].Dimm[0].RankNum : 2 pGblData->Channel[0][3].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[0][3].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[0] channel[3] dimm[1] read from SPD, I2C Port:0 SlaveAddr:0x51 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[0] Channel[3] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[0][3].RankPresent : 0x3 socket[1] channel[0] dimm[0] read from SPD, I2C Port:1 SlaveAddr:0x54 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[1][0].Dimm[0].DramWidth : X4 pGblData->Channel[1][0].Dimm[0].RankNum : 2 pGblData->Channel[1][0].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[1][0].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[1] channel[0] dimm[1] read from SPD, I2C Port:1 SlaveAddr:0x55 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[1] Channel[0] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[1][0].RankPresent : 0x3 socket[1] channel[1] dimm[0] read from SPD, I2C Port:0 SlaveAddr:0x54 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[1][1].Dimm[0].DramWidth : X4 pGblData->Channel[1][1].Dimm[0].RankNum : 2 pGblData->Channel[1][1].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[1][1].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[1] channel[1] dimm[1] read from SPD, I2C Port:0 SlaveAddr:0x55 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[1] Channel[1] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[1][1].RankPresent : 0x3 socket[1] channel[2] dimm[0] read from SPD, I2C Port:1 SlaveAddr:0x50 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[1][2].Dimm[0].DramWidth : X4 pGblData->Channel[1][2].Dimm[0].RankNum : 2 pGblData->Channel[1][2].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[1][2].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[1] channel[2] dimm[1] read from SPD, I2C Port:1 SlaveAddr:0x51 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[1] Channel[2] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[1][2].RankPresent : 0x3 socket[1] channel[3] dimm[0] read from SPD, I2C Port:0 SlaveAddr:0x50 --------------------------------------------------------------------- SPD_KEY_BYTE : DDR4 SPD_KEY_BYTE2 : RDIMM SPD_MODULE_ORG_DDR4 : 0x8 SPD_MIN_TCK_DDR4 : 0x7 SPD_MAX_TCK_DDR4 : 0xD SPD_FTB_MIN_TCK_DDR4 : 0xD6 DimmMaxFreq : 2401Mbps pGblData->Channel[1][3].Dimm[0].DramWidth : X4 pGblData->Channel[1][3].Dimm[0].RankNum : 2 pGblData->Channel[1][3].Dimm[0].ddrFreq : 2400Mbps pGblData->Channel[1][3].Dimm[0].minTck : 8330 --------------------------------------------------------------------- socket[1] channel[3] dimm[1] read from SPD, I2C Port:0 SlaveAddr:0x51 --------------------------------------------------------------------- SPD_KEY_BYTE : Empty Socket[1] Channel[3] Dimm[1] is empty. --------------------------------------------------------------------- pGblData->Channel[1][3].RankPresent : 0x3 DimmMaxFreq : 2401Mbps GblData->Freq : 2400 GblData->Tck : 8333 GblData->DdrFreqIdx : 13 Check dimm status ok! pGblData->MaxSPCNum = 2 skt[0] ch[0] maxPORFreqIdx = 13 skt[0] ch[1] maxPORFreqIdx = 13 skt[0] ch[2] maxPORFreqIdx = 13 skt[0] ch[3] maxPORFreqIdx = 13 skt[1] ch[0] maxPORFreqIdx = 13 skt[1] ch[1] maxPORFreqIdx = 13 skt[1] ch[2] maxPORFreqIdx = 13 skt[1] ch[3] maxPORFreqIdx = 13 --------------------------------------------------------------------- --------------------------------------------------------------------- PORFreqTable result(max system ddr frequency): pGblData->DdrFreqIdx = 13 pGblData->DevParaFreqIdx = 13 pGblData->Tck = 8333 pGblData->Freq = 2400 --------------------------------------------------------------------- --------------------------------------------------------------------- Set ddr frequency ok! Get dimm spd information socket[0] channel[0] dimm[0] i2c port[1] slaveAddr[0x54] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 0 0 0 0x5 BGNum 0 0 0 4 BankNum 0 0 0 16 ColBits 0 0 0 10 RowBits 0 0 0 17 SpdMirror 0 0 0 1 SpdVdd 0 0 0 3 PrimaryBusWidth 0 0 0 64 ExtensionBusWidth 0 0 0 8 RankSize 0 0 0 16384 SpdRMId 0 0 0 0x3206 SpdMMfgId 0 0 0 0xCE00 SpdMMDate 0 0 0 0x2817 SpdSerialNum 0 0 0 0x4F82936 SpdMinTRCD 0 0 0 0x6E SpdMinTRCDFtb 0 0 0 0x0 nRCD 0 0 0 0x35B6 SpdMinTRRDL 0 0 0 0x28 SpdMinTRRD 0 0 0 0x1B SpdMinTRAS 0 0 0 0x100 SpdMinTRC 0 0 0 0x16E SpdMinTRCFtb 0 0 0 0x0 SpdMinTRFC 0 0 0 0xAF0 SpdMinTAA 0 0 0 0x6E SpdMinTAAFtb 0 0 0 0x0 SpdMinTFAW 0 0 0 0x68 SpdMinTRP 0 0 0 0x6E SpdMinTRPFtb 0 0 0 0x0 nRP 0 0 0 0x35B6 SpdMinTCCDL 0 0 0 0x28 SpdMinTCCDLFtb 0 0 0 0x0 SpdModuleAttr 0 0 0 0x0 SpdAddrMap 0 0 0 0x1 --------------------------------------------------------------------- socket[0] channel[0] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 0 0 0ps nRCD 0 0 13750ps nRRDL 0 0 4900ps nRRD 0 0 3300ps nRAS 0 0 32000ps nRC 0 0 45750ps nRFC 0 0 350000ps nWTR 0 0 0ps nRTP 0 0 0ps nAA 0 0 13750ps nFAW 0 0 13000ps nRP 0 0 13750ps nCCDL 0 0 5000ps --------------------------------------------------------------------- socket[0] channel[1] dimm[0] i2c port[0] slaveAddr[0x54] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 0 1 0 0x5 BGNum 0 1 0 4 BankNum 0 1 0 16 ColBits 0 1 0 10 RowBits 0 1 0 17 SpdMirror 0 1 0 1 SpdVdd 0 1 0 3 PrimaryBusWidth 0 1 0 64 ExtensionBusWidth 0 1 0 8 RankSize 0 1 0 16384 SpdRMId 0 1 0 0x3206 SpdMMfgId 0 1 0 0xCE00 SpdMMDate 0 1 0 0x2817 SpdSerialNum 0 1 0 0xE3F82936 SpdMinTRCD 0 1 0 0x6E SpdMinTRCDFtb 0 1 0 0x0 nRCD 0 1 0 0x35B6 SpdMinTRRDL 0 1 0 0x28 SpdMinTRRD 0 1 0 0x1B SpdMinTRAS 0 1 0 0x100 SpdMinTRC 0 1 0 0x16E SpdMinTRCFtb 0 1 0 0x0 SpdMinTRFC 0 1 0 0xAF0 SpdMinTAA 0 1 0 0x6E SpdMinTAAFtb 0 1 0 0x0 SpdMinTFAW 0 1 0 0x68 SpdMinTRP 0 1 0 0x6E SpdMinTRPFtb 0 1 0 0x0 nRP 0 1 0 0x35B6 SpdMinTCCDL 0 1 0 0x28 SpdMinTCCDLFtb 0 1 0 0x0 SpdModuleAttr 0 1 0 0x0 SpdAddrMap 0 1 0 0x1 --------------------------------------------------------------------- socket[0] channel[1] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 0 1 0ps nRCD 0 1 13750ps nRRDL 0 1 4900ps nRRD 0 1 3300ps nRAS 0 1 32000ps nRC 0 1 45750ps nRFC 0 1 350000ps nWTR 0 1 0ps nRTP 0 1 0ps nAA 0 1 13750ps nFAW 0 1 13000ps nRP 0 1 13750ps nCCDL 0 1 5000ps --------------------------------------------------------------------- socket[0] channel[2] dimm[0] i2c port[1] slaveAddr[0x50] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 0 2 0 0x5 BGNum 0 2 0 4 BankNum 0 2 0 16 ColBits 0 2 0 10 RowBits 0 2 0 17 SpdMirror 0 2 0 1 SpdVdd 0 2 0 3 PrimaryBusWidth 0 2 0 64 ExtensionBusWidth 0 2 0 8 RankSize 0 2 0 16384 SpdRMId 0 2 0 0x3206 SpdMMfgId 0 2 0 0xCE00 SpdMMDate 0 2 0 0x2817 SpdSerialNum 0 2 0 0xDFF32936 SpdMinTRCD 0 2 0 0x6E SpdMinTRCDFtb 0 2 0 0x0 nRCD 0 2 0 0x35B6 SpdMinTRRDL 0 2 0 0x28 SpdMinTRRD 0 2 0 0x1B SpdMinTRAS 0 2 0 0x100 SpdMinTRC 0 2 0 0x16E SpdMinTRCFtb 0 2 0 0x0 SpdMinTRFC 0 2 0 0xAF0 SpdMinTAA 0 2 0 0x6E SpdMinTAAFtb 0 2 0 0x0 SpdMinTFAW 0 2 0 0x68 SpdMinTRP 0 2 0 0x6E SpdMinTRPFtb 0 2 0 0x0 nRP 0 2 0 0x35B6 SpdMinTCCDL 0 2 0 0x28 SpdMinTCCDLFtb 0 2 0 0x0 SpdModuleAttr 0 2 0 0x0 SpdAddrMap 0 2 0 0x1 --------------------------------------------------------------------- socket[0] channel[2] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 0 2 0ps nRCD 0 2 13750ps nRRDL 0 2 4900ps nRRD 0 2 3300ps nRAS 0 2 32000ps nRC 0 2 45750ps nRFC 0 2 350000ps nWTR 0 2 0ps nRTP 0 2 0ps nAA 0 2 13750ps nFAW 0 2 13000ps nRP 0 2 13750ps nCCDL 0 2 5000ps --------------------------------------------------------------------- socket[0] channel[3] dimm[0] i2c port[0] slaveAddr[0x50] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 0 3 0 0x5 BGNum 0 3 0 4 BankNum 0 3 0 16 ColBits 0 3 0 10 RowBits 0 3 0 17 SpdMirror 0 3 0 1 SpdVdd 0 3 0 3 PrimaryBusWidth 0 3 0 64 ExtensionBusWidth 0 3 0 8 RankSize 0 3 0 16384 SpdRMId 0 3 0 0x3206 SpdMMfgId 0 3 0 0xCE00 SpdMMDate 0 3 0 0x2817 SpdSerialNum 0 3 0 0xF5F02936 SpdMinTRCD 0 3 0 0x6E SpdMinTRCDFtb 0 3 0 0x0 nRCD 0 3 0 0x35B6 SpdMinTRRDL 0 3 0 0x28 SpdMinTRRD 0 3 0 0x1B SpdMinTRAS 0 3 0 0x100 SpdMinTRC 0 3 0 0x16E SpdMinTRCFtb 0 3 0 0x0 SpdMinTRFC 0 3 0 0xAF0 SpdMinTAA 0 3 0 0x6E SpdMinTAAFtb 0 3 0 0x0 SpdMinTFAW 0 3 0 0x68 SpdMinTRP 0 3 0 0x6E SpdMinTRPFtb 0 3 0 0x0 nRP 0 3 0 0x35B6 SpdMinTCCDL 0 3 0 0x28 SpdMinTCCDLFtb 0 3 0 0x0 SpdModuleAttr 0 3 0 0x0 SpdAddrMap 0 3 0 0x1 --------------------------------------------------------------------- socket[0] channel[3] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 0 3 0ps nRCD 0 3 13750ps nRRDL 0 3 4900ps nRRD 0 3 3300ps nRAS 0 3 32000ps nRC 0 3 45750ps nRFC 0 3 350000ps nWTR 0 3 0ps nRTP 0 3 0ps nAA 0 3 13750ps nFAW 0 3 13000ps nRP 0 3 13750ps nCCDL 0 3 5000ps --------------------------------------------------------------------- socket[1] channel[0] dimm[0] i2c port[1] slaveAddr[0x54] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 1 0 0 0x5 BGNum 1 0 0 4 BankNum 1 0 0 16 ColBits 1 0 0 10 RowBits 1 0 0 17 SpdMirror 1 0 0 1 SpdVdd 1 0 0 3 PrimaryBusWidth 1 0 0 64 ExtensionBusWidth 1 0 0 8 RankSize 1 0 0 16384 SpdRMId 1 0 0 0x3206 SpdMMfgId 1 0 0 0xCE00 SpdMMDate 1 0 0 0x2817 SpdSerialNum 1 0 0 0xE2F32936 SpdMinTRCD 1 0 0 0x6E SpdMinTRCDFtb 1 0 0 0x0 nRCD 1 0 0 0x35B6 SpdMinTRRDL 1 0 0 0x28 SpdMinTRRD 1 0 0 0x1B SpdMinTRAS 1 0 0 0x100 SpdMinTRC 1 0 0 0x16E SpdMinTRCFtb 1 0 0 0x0 SpdMinTRFC 1 0 0 0xAF0 SpdMinTAA 1 0 0 0x6E SpdMinTAAFtb 1 0 0 0x0 SpdMinTFAW 1 0 0 0x68 SpdMinTRP 1 0 0 0x6E SpdMinTRPFtb 1 0 0 0x0 nRP 1 0 0 0x35B6 SpdMinTCCDL 1 0 0 0x28 SpdMinTCCDLFtb 1 0 0 0x0 SpdModuleAttr 1 0 0 0x0 SpdAddrMap 1 0 0 0x1 --------------------------------------------------------------------- socket[1] channel[0] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 1 0 0ps nRCD 1 0 13750ps nRRDL 1 0 4900ps nRRD 1 0 3300ps nRAS 1 0 32000ps nRC 1 0 45750ps nRFC 1 0 350000ps nWTR 1 0 0ps nRTP 1 0 0ps nAA 1 0 13750ps nFAW 1 0 13000ps nRP 1 0 13750ps nCCDL 1 0 5000ps --------------------------------------------------------------------- socket[1] channel[1] dimm[0] i2c port[0] slaveAddr[0x54] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 1 1 0 0x5 BGNum 1 1 0 4 BankNum 1 1 0 16 ColBits 1 1 0 10 RowBits 1 1 0 17 SpdMirror 1 1 0 1 SpdVdd 1 1 0 3 PrimaryBusWidth 1 1 0 64 ExtensionBusWidth 1 1 0 8 RankSize 1 1 0 16384 SpdRMId 1 1 0 0x3206 SpdMMfgId 1 1 0 0xCE00 SpdMMDate 1 1 0 0x2817 SpdSerialNum 1 1 0 0x9AF22936 SpdMinTRCD 1 1 0 0x6E SpdMinTRCDFtb 1 1 0 0x0 nRCD 1 1 0 0x35B6 SpdMinTRRDL 1 1 0 0x28 SpdMinTRRD 1 1 0 0x1B SpdMinTRAS 1 1 0 0x100 SpdMinTRC 1 1 0 0x16E SpdMinTRCFtb 1 1 0 0x0 SpdMinTRFC 1 1 0 0xAF0 SpdMinTAA 1 1 0 0x6E SpdMinTAAFtb 1 1 0 0x0 SpdMinTFAW 1 1 0 0x68 SpdMinTRP 1 1 0 0x6E SpdMinTRPFtb 1 1 0 0x0 nRP 1 1 0 0x35B6 SpdMinTCCDL 1 1 0 0x28 SpdMinTCCDLFtb 1 1 0 0x0 SpdModuleAttr 1 1 0 0x0 SpdAddrMap 1 1 0 0x1 --------------------------------------------------------------------- socket[1] channel[1] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 1 1 0ps nRCD 1 1 13750ps nRRDL 1 1 4900ps nRRD 1 1 3300ps nRAS 1 1 32000ps nRC 1 1 45750ps nRFC 1 1 350000ps nWTR 1 1 0ps nRTP 1 1 0ps nAA 1 1 13750ps nFAW 1 1 13000ps nRP 1 1 13750ps nCCDL 1 1 5000ps --------------------------------------------------------------------- socket[1] channel[2] dimm[0] i2c port[1] slaveAddr[0x50] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 1 2 0 0x5 BGNum 1 2 0 4 BankNum 1 2 0 16 ColBits 1 2 0 10 RowBits 1 2 0 17 SpdMirror 1 2 0 1 SpdVdd 1 2 0 3 PrimaryBusWidth 1 2 0 64 ExtensionBusWidth 1 2 0 8 RankSize 1 2 0 16384 SpdRMId 1 2 0 0x3206 SpdMMfgId 1 2 0 0xCE00 SpdMMDate 1 2 0 0x2817 SpdSerialNum 1 2 0 0x9BF22936 SpdMinTRCD 1 2 0 0x6E SpdMinTRCDFtb 1 2 0 0x0 nRCD 1 2 0 0x35B6 SpdMinTRRDL 1 2 0 0x28 SpdMinTRRD 1 2 0 0x1B SpdMinTRAS 1 2 0 0x100 SpdMinTRC 1 2 0 0x16E SpdMinTRCFtb 1 2 0 0x0 SpdMinTRFC 1 2 0 0xAF0 SpdMinTAA 1 2 0 0x6E SpdMinTAAFtb 1 2 0 0x0 SpdMinTFAW 1 2 0 0x68 SpdMinTRP 1 2 0 0x6E SpdMinTRPFtb 1 2 0 0x0 nRP 1 2 0 0x35B6 SpdMinTCCDL 1 2 0 0x28 SpdMinTCCDLFtb 1 2 0 0x0 SpdModuleAttr 1 2 0 0x0 SpdAddrMap 1 2 0 0x1 --------------------------------------------------------------------- socket[1] channel[2] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 1 2 0ps nRCD 1 2 13750ps nRRDL 1 2 4900ps nRRD 1 2 3300ps nRAS 1 2 32000ps nRC 1 2 45750ps nRFC 1 2 350000ps nWTR 1 2 0ps nRTP 1 2 0ps nAA 1 2 13750ps nFAW 1 2 13000ps nRP 1 2 13750ps nCCDL 1 2 5000ps --------------------------------------------------------------------- socket[1] channel[3] dimm[0] i2c port[0] slaveAddr[0x50] SPD information: SPD_MIN_TRCD_DDR4: 0x6E SPD_FTB_TRCD_DDR4: 0x0 SPD_MIN_TRRDL_DDR4: 0x28 SPD_FTB_TRRDL_DDR4: 0x9C SPD_MIN_TRRDS_DDR4: 0x1B SPD_FTB_TRRDS_DDR4: 0xB5 SPD_EXT_TRC_TRAS_DDR4: 0x11 SPD_MIN_TRAS_DDR4: 0x0 SPD_MIN_TRC_DDR4: 0x6E SPD_FTB_TRC_DDR4: 0x0 SPD_MIN_TRFC1_MSB_DDR4: 0xA SPD_MIN_TRFC1_LSB_DDR4: 0xF0 tRFC: 0xAF0 tempCkNum: 0x55730 SPD_MIN_TAA_DDR4: 0x6E SPD_FTB_TAA: 0x0 SPD_TFAW_UPPER_DDR4: 0x0 SPD_MIN_TFAW_DDR4: 0x68 SPD_MIN_TRP_DDR4: 0x6E SPD_FTB_TRP_DDR4: 0x0 SPD_MIN_TCCDL_DDR4: 0x28 SPD_FTB_TCCDL_DDR4: 0x0 --------------------------------------------------------------------- pGblData item skt ch dimm value --------------------------------------------------------------------- SDRAMCapacity 1 3 0 0x5 BGNum 1 3 0 4 BankNum 1 3 0 16 ColBits 1 3 0 10 RowBits 1 3 0 17 SpdMirror 1 3 0 1 SpdVdd 1 3 0 3 PrimaryBusWidth 1 3 0 64 ExtensionBusWidth 1 3 0 8 RankSize 1 3 0 16384 SpdRMId 1 3 0 0x3206 SpdMMfgId 1 3 0 0xCE00 SpdMMDate 1 3 0 0x2817 SpdSerialNum 1 3 0 0x84E82936 SpdMinTRCD 1 3 0 0x6E SpdMinTRCDFtb 1 3 0 0x0 nRCD 1 3 0 0x35B6 SpdMinTRRDL 1 3 0 0x28 SpdMinTRRD 1 3 0 0x1B SpdMinTRAS 1 3 0 0x100 SpdMinTRC 1 3 0 0x16E SpdMinTRCFtb 1 3 0 0x0 SpdMinTRFC 1 3 0 0xAF0 SpdMinTAA 1 3 0 0x6E SpdMinTAAFtb 1 3 0 0x0 SpdMinTFAW 1 3 0 0x68 SpdMinTRP 1 3 0 0x6E SpdMinTRPFtb 1 3 0 0x0 nRP 1 3 0 0x35B6 SpdMinTCCDL 1 3 0 0x28 SpdMinTCCDLFtb 1 3 0 0x0 SpdModuleAttr 1 3 0 0x0 SpdAddrMap 1 3 0 0x1 --------------------------------------------------------------------- socket[1] channel[3] SPD information: --------------------------------------------------------------------- item skt ch value --------------------------------------------------------------------- nWR 1 3 0ps nRCD 1 3 13750ps nRRDL 1 3 4900ps nRRD 1 3 3300ps nRAS 1 3 32000ps nRC 1 3 45750ps nRFC 1 3 350000ps nWTR 1 3 0ps nRTP 1 3 0ps nAA 1 3 13750ps nFAW 1 3 13000ps nRP 1 3 13750ps nCCDL 1 3 5000ps --------------------------------------------------------------------- --------------------------------------------------------------------- Socket Channel Dimm Present Rank0 Rank1 Rank2 Rank3 0 0 0 YES YES YES NOT NOT 0 0 1 NOT NOT NOT NOT NOT 0 0 2 NOT NOT NOT NOT NOT 0 1 0 YES YES YES NOT NOT 0 1 1 NOT NOT NOT NOT NOT 0 1 2 NOT NOT NOT NOT NOT 0 2 0 YES YES YES NOT NOT 0 2 1 NOT NOT NOT NOT NOT 0 2 2 NOT NOT NOT NOT NOT 0 3 0 YES YES YES NOT NOT 0 3 1 NOT NOT NOT NOT NOT 0 3 2 NOT NOT NOT NOT NOT 1 0 0 YES YES YES NOT NOT 1 0 1 NOT NOT NOT NOT NOT 1 0 2 NOT NOT NOT NOT NOT 1 1 0 YES YES YES NOT NOT 1 1 1 NOT NOT NOT NOT NOT 1 1 2 NOT NOT NOT NOT NOT 1 2 0 YES YES YES NOT NOT 1 2 1 NOT NOT NOT NOT NOT 1 2 2 NOT NOT NOT NOT NOT 1 3 0 YES YES YES NOT NOT 1 3 1 NOT NOT NOT NOT NOT 1 3 2 NOT NOT NOT NOT NOT --------------------------------------------------------------------- ********************************************************************** Socket[0] Channel[0] Base:[0x60340000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[0] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x603480A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x603480A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x1A; pvtp=0xC [software pad_cal_1]: pvtr=0x1F; pvtn=0x1C; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[0] channel[0] rank[0] Phy gate leveling.....OK socket[0] channel[0] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[0] channel[0] rank[0] Phy write leveling.....OK socket[0] channel[0] rank[1] Phy write leveling.....OK socket[0] channel[0] rank[0] Phy write leveling 2...OK socket[0] channel[0] rank[1] Phy write leveling 2...OK socket[0] channel[0] rank[0] Read data eye training start: socket[0] channel[0] rank[0] Read data eye training end socket[0] channel[0] rank[1] Read data eye training start: socket[0] channel[0] rank[1] Read data eye training end socket[0] channel[0] rank[0] Write data eye training start: socket[0] channel[0] rank[0] Write data eye training end socket[0] channel[0] rank[1] Write data eye training start: socket[0] channel[0] rank[1] Write data eye training end socket[0] channel[0] Rx vref training start socket[0] channel[0] Rx vref training end socket[0] channel[0] rank[0] Read data eye training start: socket[0] channel[0] rank[0] Read data eye training end socket[0] channel[0] rank[1] Read data eye training start: socket[0] channel[0] rank[1] Read data eye training end socket[0] channel[0] rank[0] RxPerBitTrainingExmbistOptimize start: socket[0] channel[0] rank[0] RxPerBitTrainingExmbistOptimize end socket[0] channel[0] rank[1] RxPerBitTrainingExmbistOptimize start: socket[0] channel[0] rank[1] RxPerBitTrainingExmbistOptimize end socket[0] channel[0] Tx vref training start socket[0] channel[0] Tx vref training end socket[0] channel[0] rank[0] Write data eye training start: socket[0] channel[0] rank[0] Write data eye training end socket[0] channel[0] rank[1] Write data eye training start: socket[0] channel[0] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[0] Channel[0] DDR Init Finished! ********************************************************************** ********************************************************************** Socket[0] Channel[1] Base:[0x60350000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[1] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x603580A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x603580A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x1A; pvtp=0xC [software pad_cal_1]: pvtr=0x1F; pvtn=0x1B; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[0] channel[1] rank[0] Phy gate leveling.....OK socket[0] channel[1] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[0] channel[1] rank[0] Phy write leveling.....OK socket[0] channel[1] rank[1] Phy write leveling.....OK socket[0] channel[1] rank[0] Phy write leveling 2...OK socket[0] channel[1] rank[1] Phy write leveling 2...OK socket[0] channel[1] rank[0] Read data eye training start: socket[0] channel[1] rank[0] Read data eye training end socket[0] channel[1] rank[1] Read data eye training start: socket[0] channel[1] rank[1] Read data eye training end socket[0] channel[1] rank[0] Write data eye training start: socket[0] channel[1] rank[0] Write data eye training end socket[0] channel[1] rank[1] Write data eye training start: socket[0] channel[1] rank[1] Write data eye training end socket[0] channel[1] Rx vref training start socket[0] channel[1] Rx vref training end socket[0] channel[1] rank[0] Read data eye training start: socket[0] channel[1] rank[0] Read data eye training end socket[0] channel[1] rank[1] Read data eye training start: socket[0] channel[1] rank[1] Read data eye training end socket[0] channel[1] rank[0] RxPerBitTrainingExmbistOptimize start: socket[0] channel[1] rank[0] RxPerBitTrainingExmbistOptimize end socket[0] channel[1] rank[1] RxPerBitTrainingExmbistOptimize start: socket[0] channel[1] rank[1] RxPerBitTrainingExmbistOptimize end socket[0] channel[1] Tx vref training start socket[0] channel[1] Tx vref training end socket[0] channel[1] rank[0] Write data eye training start: socket[0] channel[1] rank[0] Write data eye training end socket[0] channel[1] rank[1] Write data eye training start: socket[0] channel[1] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[0] Channel[1] DDR Init Finished! ********************************************************************** ********************************************************************** Socket[0] Channel[2] Base:[0x40340000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[2] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x403480A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x403480A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x1A; pvtp=0xC [software pad_cal_1]: pvtr=0x1F; pvtn=0x1B; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[0] channel[2] rank[0] Phy gate leveling.....OK socket[0] channel[2] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 2 is set to 0x00000001 lat_adj_start of rank 1 byte 3 is set to 0x00000001 lat_adj_start of rank 1 byte 4 is set to 0x00000001 lat_adj_start of rank 1 byte 5 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[0] channel[2] rank[0] Phy write leveling.....OK socket[0] channel[2] rank[1] Phy write leveling.....OK socket[0] channel[2] rank[0] Phy write leveling 2...OK socket[0] channel[2] rank[1] Phy write leveling 2...OK socket[0] channel[2] rank[0] Read data eye training start: socket[0] channel[2] rank[0] Read data eye training end socket[0] channel[2] rank[1] Read data eye training start: socket[0] channel[2] rank[1] Read data eye training end socket[0] channel[2] rank[0] Write data eye training start: socket[0] channel[2] rank[0] Write data eye training end socket[0] channel[2] rank[1] Write data eye training start: socket[0] channel[2] rank[1] Write data eye training end socket[0] channel[2] Rx vref training start socket[0] channel[2] Rx vref training end socket[0] channel[2] rank[0] Read data eye training start: socket[0] channel[2] rank[0] Read data eye training end socket[0] channel[2] rank[1] Read data eye training start: socket[0] channel[2] rank[1] Read data eye training end socket[0] channel[2] rank[0] RxPerBitTrainingExmbistOptimize start: socket[0] channel[2] rank[0] RxPerBitTrainingExmbistOptimize end socket[0] channel[2] rank[1] RxPerBitTrainingExmbistOptimize start: socket[0] channel[2] rank[1] RxPerBitTrainingExmbistOptimize end socket[0] channel[2] Tx vref training start socket[0] channel[2] Tx vref training end socket[0] channel[2] rank[0] Write data eye training start: socket[0] channel[2] rank[0] Write data eye training end socket[0] channel[2] rank[1] Write data eye training start: socket[0] channel[2] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[0] Channel[2] DDR Init Finished! ********************************************************************** ********************************************************************** Socket[0] Channel[3] Base:[0x40350000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[3] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x403580A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x403580A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x1B; pvtp=0xC [software pad_cal_1]: pvtr=0x1F; pvtn=0x1C; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[0] channel[3] rank[0] Phy gate leveling.....OK socket[0] channel[3] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 2 is set to 0x00000001 lat_adj_start of rank 1 byte 3 is set to 0x00000001 lat_adj_start of rank 1 byte 4 is set to 0x00000001 lat_adj_start of rank 1 byte 5 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[0] channel[3] rank[0] Phy write leveling.....OK socket[0] channel[3] rank[1] Phy write leveling.....OK socket[0] channel[3] rank[0] Phy write leveling 2...OK socket[0] channel[3] rank[1] Phy write leveling 2...OK socket[0] channel[3] rank[0] Read data eye training start: socket[0] channel[3] rank[0] Read data eye training end socket[0] channel[3] rank[1] Read data eye training start: socket[0] channel[3] rank[1] Read data eye training end socket[0] channel[3] rank[0] Write data eye training start: socket[0] channel[3] rank[0] Write data eye training end socket[0] channel[3] rank[1] Write data eye training start: socket[0] channel[3] rank[1] Write data eye training end socket[0] channel[3] Rx vref training start socket[0] channel[3] Rx vref training end socket[0] channel[3] rank[0] Read data eye training start: socket[0] channel[3] rank[0] Read data eye training end socket[0] channel[3] rank[1] Read data eye training start: socket[0] channel[3] rank[1] Read data eye training end socket[0] channel[3] rank[0] RxPerBitTrainingExmbistOptimize start: socket[0] channel[3] rank[0] RxPerBitTrainingExmbistOptimize end socket[0] channel[3] rank[1] RxPerBitTrainingExmbistOptimize start: socket[0] channel[3] rank[1] RxPerBitTrainingExmbistOptimize end socket[0] channel[3] Tx vref training start socket[0] channel[3] Tx vref training end socket[0] channel[3] rank[0] Write data eye training start: socket[0] channel[3] rank[0] Write data eye training end socket[0] channel[3] rank[1] Write data eye training start: socket[0] channel[3] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[0] Channel[3] DDR Init Finished! ********************************************************************** ********************************************************************** Socket[1] Channel[0] Base:[0x40060340000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[0] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x603480A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x603480A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x19; pvtp=0xB [software pad_cal_1]: pvtr=0x1F; pvtn=0x1B; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[1] channel[0] rank[0] Phy gate leveling.....OK socket[1] channel[0] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[1] channel[0] rank[0] Phy write leveling.....OK socket[1] channel[0] rank[1] Phy write leveling.....OK socket[1] channel[0] rank[0] Phy write leveling 2...OK socket[1] channel[0] rank[1] Phy write leveling 2...OK socket[1] channel[0] rank[0] Read data eye training start: socket[1] channel[0] rank[0] Read data eye training end socket[1] channel[0] rank[1] Read data eye training start: socket[1] channel[0] rank[1] Read data eye training end socket[1] channel[0] rank[0] Write data eye training start: socket[1] channel[0] rank[0] Write data eye training end socket[1] channel[0] rank[1] Write data eye training start: socket[1] channel[0] rank[1] Write data eye training end socket[1] channel[0] Rx vref training start socket[1] channel[0] Rx vref training end socket[1] channel[0] rank[0] Read data eye training start: socket[1] channel[0] rank[0] Read data eye training end socket[1] channel[0] rank[1] Read data eye training start: socket[1] channel[0] rank[1] Read data eye training end socket[1] channel[0] rank[0] RxPerBitTrainingExmbistOptimize start: socket[1] channel[0] rank[0] RxPerBitTrainingExmbistOptimize end socket[1] channel[0] rank[1] RxPerBitTrainingExmbistOptimize start: socket[1] channel[0] rank[1] RxPerBitTrainingExmbistOptimize end socket[1] channel[0] Tx vref training start socket[1] channel[0] Tx vref training end socket[1] channel[0] rank[0] Write data eye training start: socket[1] channel[0] rank[0] Write data eye training end socket[1] channel[0] rank[1] Write data eye training start: socket[1] channel[0] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[1] Channel[0] DDR Init Finished! ********************************************************************** ********************************************************************** Socket[1] Channel[1] Base:[0x40060350000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[1] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x603580A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x603580A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x1A; pvtp=0xC [software pad_cal_1]: pvtr=0x1F; pvtn=0x1B; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[1] channel[1] rank[0] Phy gate leveling.....OK socket[1] channel[1] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[1] channel[1] rank[0] Phy write leveling.....OK socket[1] channel[1] rank[1] Phy write leveling.....OK socket[1] channel[1] rank[0] Phy write leveling 2...OK socket[1] channel[1] rank[1] Phy write leveling 2...OK socket[1] channel[1] rank[0] Read data eye training start: socket[1] channel[1] rank[0] Read data eye training end socket[1] channel[1] rank[1] Read data eye training start: socket[1] channel[1] rank[1] Read data eye training end socket[1] channel[1] rank[0] Write data eye training start: socket[1] channel[1] rank[0] Write data eye training end socket[1] channel[1] rank[1] Write data eye training start: socket[1] channel[1] rank[1] Write data eye training end socket[1] channel[1] Rx vref training start socket[1] channel[1] Rx vref training end socket[1] channel[1] rank[0] Read data eye training start: socket[1] channel[1] rank[0] Read data eye training end socket[1] channel[1] rank[1] Read data eye training start: socket[1] channel[1] rank[1] Read data eye training end socket[1] channel[1] rank[0] RxPerBitTrainingExmbistOptimize start: socket[1] channel[1] rank[0] RxPerBitTrainingExmbistOptimize end socket[1] channel[1] rank[1] RxPerBitTrainingExmbistOptimize start: socket[1] channel[1] rank[1] RxPerBitTrainingExmbistOptimize end socket[1] channel[1] Tx vref training start socket[1] channel[1] Tx vref training end socket[1] channel[1] rank[0] Write data eye training start: socket[1] channel[1] rank[0] Write data eye training end socket[1] channel[1] rank[1] Write data eye training start: socket[1] channel[1] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[1] Channel[1] DDR Init Finished! ********************************************************************** ********************************************************************** Socket[1] Channel[2] Base:[0x40040340000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[2] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x403480A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x403480A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x1C; pvtp=0xC [software pad_cal_1]: pvtr=0x1F; pvtn=0x1B; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[1] channel[2] rank[0] Phy gate leveling.....OK socket[1] channel[2] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 2 is set to 0x00000001 lat_adj_start of rank 1 byte 3 is set to 0x00000001 lat_adj_start of rank 1 byte 4 is set to 0x00000001 lat_adj_start of rank 1 byte 5 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[1] channel[2] rank[0] Phy write leveling.....OK socket[1] channel[2] rank[1] Phy write leveling.....OK socket[1] channel[2] rank[0] Phy write leveling 2...OK socket[1] channel[2] rank[1] Phy write leveling 2...OK socket[1] channel[2] rank[0] Read data eye training start: socket[1] channel[2] rank[0] Read data eye training end socket[1] channel[2] rank[1] Read data eye training start: socket[1] channel[2] rank[1] Read data eye training end socket[1] channel[2] rank[0] Write data eye training start: socket[1] channel[2] rank[0] Write data eye training end socket[1] channel[2] rank[1] Write data eye training start: socket[1] channel[2] rank[1] Write data eye training end socket[1] channel[2] Rx vref training start socket[1] channel[2] Rx vref training end socket[1] channel[2] rank[0] Read data eye training start: socket[1] channel[2] rank[0] Read data eye training end socket[1] channel[2] rank[1] Read data eye training start: socket[1] channel[2] rank[1] Read data eye training end socket[1] channel[2] rank[0] RxPerBitTrainingExmbistOptimize start: socket[1] channel[2] rank[0] RxPerBitTrainingExmbistOptimize end socket[1] channel[2] rank[1] RxPerBitTrainingExmbistOptimize start: socket[1] channel[2] rank[1] RxPerBitTrainingExmbistOptimize end socket[1] channel[2] Tx vref training start socket[1] channel[2] Tx vref training end socket[1] channel[2] rank[0] Write data eye training start: socket[1] channel[2] rank[0] Write data eye training end socket[1] channel[2] rank[1] Write data eye training start: socket[1] channel[2] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[1] Channel[2] DDR Init Finished! ********************************************************************** ********************************************************************** Socket[1] Channel[3] Base:[0x40040350000] Speed:[2400] ********************************************************************** ========================== config parameters from SPD ========================== DDR PHY PLL config.....................................OK! Top module cfg.........................................OK ch[3] : phy_rdata_en_dly:14;wden:15;wdcs:11;wdda:8 rank[0]: dmc_odt_config [0x403580A0]:wodt:0x1;rodt:0x2 rank[1]: dmc_odt_config [0x403580A4]:wodt:0x2;rodt:0x1 Dmc init static........................................OK Phy init dynamic.......................................OK [software pad_cal_0]: pvtr=0x1F; pvtn=0x1A; pvtp=0xB [software pad_cal_1]: pvtr=0x1F; pvtn=0x1B; pvtp=0xD dimm[0] rcd init finished! rank[0] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[0] sdram init finished! rank[1] RTT_WR:2; RTT_PARK:1; RTT_NOM:4; rank[1] sdram init finished! ----------------------------------------------------- Rank MR0 MR1 MR2 MR3 MR4 MR5 MR6 rank0 0X0964,0X0401,0X0498,0X0000,0X0008,0X0040,0X0810 ----------------------------------------------------- Dram init..............................................OK socket[1] channel[3] rank[0] Phy gate leveling.....OK socket[1] channel[3] rank[1] Phy gate leveling.....lat_adj_start of rank 1 byte 0 is set to 0x00000001 lat_adj_start of rank 1 byte 1 is set to 0x00000001 lat_adj_start of rank 1 byte 2 is set to 0x00000001 lat_adj_start of rank 1 byte 3 is set to 0x00000001 lat_adj_start of rank 1 byte 4 is set to 0x00000001 lat_adj_start of rank 1 byte 5 is set to 0x00000001 lat_adj_start of rank 1 byte 6 is set to 0x00000001 lat_adj_start of rank 1 byte 7 is set to 0x00000001 OK socket[1] channel[3] rank[0] Phy write leveling.....OK socket[1] channel[3] rank[1] Phy write leveling.....OK socket[1] channel[3] rank[0] Phy write leveling 2...OK socket[1] channel[3] rank[1] Phy write leveling 2...OK socket[1] channel[3] rank[0] Read data eye training start: socket[1] channel[3] rank[0] Read data eye training end socket[1] channel[3] rank[1] Read data eye training start: socket[1] channel[3] rank[1] Read data eye training end socket[1] channel[3] rank[0] Write data eye training start: socket[1] channel[3] rank[0] Write data eye training end socket[1] channel[3] rank[1] Write data eye training start: socket[1] channel[3] rank[1] Write data eye training end socket[1] channel[3] Rx vref training start socket[1] channel[3] Rx vref training end socket[1] channel[3] rank[0] Read data eye training start: socket[1] channel[3] rank[0] Read data eye training end socket[1] channel[3] rank[1] Read data eye training start: socket[1] channel[3] rank[1] Read data eye training end socket[1] channel[3] rank[0] RxPerBitTrainingExmbistOptimize start: socket[1] channel[3] rank[0] RxPerBitTrainingExmbistOptimize end socket[1] channel[3] rank[1] RxPerBitTrainingExmbistOptimize start: socket[1] channel[3] rank[1] RxPerBitTrainingExmbistOptimize end socket[1] channel[3] Tx vref training start socket[1] channel[3] Tx vref training end socket[1] channel[3] rank[0] Write data eye training start: socket[1] channel[3] rank[0] Write data eye training end socket[1] channel[3] rank[1] Write data eye training start: socket[1] channel[3] rank[1] Write data eye training end //---------------------------------- sfc test rank0 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata sfc test rank1 [0]wdata: 0x11111111 - 0x11111111 rdata [1]wdata: 0x11111111 - 0x11111111 rdata [2]wdata: 0x22222222 - 0x22222222 rdata [3]wdata: 0x22222222 - 0x22222222 rdata [4]wdata: 0x33333333 - 0x33333333 rdata [5]wdata: 0x33333333 - 0x33333333 rdata [6]wdata: 0x44444444 - 0x44444444 rdata [7]wdata: 0x44444444 - 0x44444444 rdata [8]wdata: 0x55555555 - 0x55555555 rdata [9]wdata: 0x55555555 - 0x55555555 rdata [10]wdata: 0x66666666 - 0x66666666 rdata [11]wdata: 0x66666666 - 0x66666666 rdata [12]wdata: 0x77777777 - 0x77777777 rdata [13]wdata: 0x77777777 - 0x77777777 rdata [14]wdata: 0x88888888 - 0x88888888 rdata [15]wdata: 0x88888888 - 0x88888888 rdata [16]wdata: 0x44332211 - 0x44332211 rdata [17]wdata: 0x88776655 - 0x88776655 rdata //---------------------------------- ********************************************************************** Socket[1] Channel[3] DDR Init Finished! ********************************************************************** ======================================================================================== | socekt 0 | ======================================================================================== | Slot | Channel 0 | Channel 1 | Channel 2 | Channel 3 | ======================================================================================== | 0 | Samsung | Samsung | Samsung | Samsung | | | Montage | Montage | Montage | Montage | | | 32GB(2RX4) | 32GB(2RX4) | 32GB(2RX4) | 32GB(2RX4) | | | 2400 | 2400 | 2400 | 2400 | | | ww282017 | ww282017 | ww282017 | ww282017 | | | M393A4K40BB1-CRC | M393A4K40BB1-CRC | M393A4K40BB1-CRC | M393A4K40BB1-CRC | | | | | | | ---------------------------------------------------------------------------------------- | 1 | NO DIMM | NO DIMM | NO DIMM | NO DIMM | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ---------------------------------------------------------------------------------------- | 2 | NO DIMM | NO DIMM | NO DIMM | NO DIMM | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ---------------------------------------------------------------------------------------- ======================================================================================== | socekt 1 | ======================================================================================== | Slot | Channel 0 | Channel 1 | Channel 2 | Channel 3 | ======================================================================================== | 0 | Samsung | Samsung | Samsung | Samsung | | | Montage | Montage | Montage | Montage | | | 32GB(2RX4) | 32GB(2RX4) | 32GB(2RX4) | 32GB(2RX4) | | | 2400 | 2400 | 2400 | 2400 | | | ww282017 | ww282017 | ww282017 | ww282017 | | | M393A4K40BB1-CRC | M393A4K40BB1-CRC | M393A4K40BB1-CRC | M393A4K40BB1-CRC | | | | | | | ---------------------------------------------------------------------------------------- | 1 | NO DIMM | NO DIMM | NO DIMM | NO DIMM | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ---------------------------------------------------------------------------------------- | 2 | NO DIMM | NO DIMM | NO DIMM | NO DIMM | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ---------------------------------------------------------------------------------------- socket[0] channel[0] rank[0] memory clean start. socket[0] channel[1] rank[0] memory clean start. socket[0] channel[2] rank[0] memory clean start. socket[0] channel[3] rank[0] memory clean start. socket[1] channel[0] rank[0] memory clean start. socket[1] channel[1] rank[0] memory clean start. socket[1] channel[2] rank[0] memory clean start. socket[1] channel[3] rank[0] memory clean start. all rank[0] memory clean ok! socket[0] channel[0] rank[0] memory clean read start. socket[0] channel[1] rank[0] memory clean read start. socket[0] channel[2] rank[0] memory clean read start. socket[0] channel[3] rank[0] memory clean read start. socket[1] channel[0] rank[0] memory clean read start. socket[1] channel[1] rank[0] memory clean read start. socket[1] channel[2] rank[0] memory clean read start. socket[1] channel[3] rank[0] memory clean read start. all rank[0] memory clean read ok! socket[0] channel[0] rank[1] memory clean start. socket[0] channel[1] rank[1] memory clean start. socket[0] channel[2] rank[1] memory clean start. socket[0] channel[3] rank[1] memory clean start. socket[1] channel[0] rank[1] memory clean start. socket[1] channel[1] rank[1] memory clean start. socket[1] channel[2] rank[1] memory clean start. socket[1] channel[3] rank[1] memory clean start. all rank[1] memory clean ok! socket[0] channel[0] rank[1] memory clean read start. socket[0] channel[1] rank[1] memory clean read start. socket[0] channel[2] rank[1] memory clean read start. socket[0] channel[3] rank[1] memory clean read start. socket[1] channel[0] rank[1] memory clean read start. socket[1] channel[1] rank[1] memory clean read start. socket[1] channel[2] rank[1] memory clean read start. socket[1] channel[3] rank[1] memory clean read start. all rank[1] memory clean read ok! RAM Diagnose or not ? (Press 'Ctrl+t' or 'Ctrl+T' to Begin Memory Diagnose) Now wait for 3 seconds... Not Press 'Ctrl+t' or 'Ctrl+T', The RAM Diagnose Exit Start config DAW. Record Interrupts Interrupt Status:[SocketId: 0] [DieId: 1] [DDRC0] = 0xB0111168 Interrupt Status:[SocketId: 0] [DieId: 1] [DDRC1] = 0xA0111168 Interrupt Status:[SocketId: 0] [DieId: 3] [DDRC0] = 0x10211051 Interrupt Status:[SocketId: 0] [DieId: 3] [DDRC1] = 0x301164 Interrupt Status:[SocketId: 0] [DieId: 1] [RASC0] = 0x16223 Interrupt Status:[SocketId: 0] [DieId: 1] [RASC1] = 0x403101 Interrupt Status:[SocketId: 0] [DieId: 3] [RASC0] = 0x613010 Interrupt Status:[SocketId: 0] [DieId: 3] [RASC1] = 0xB02112 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS0_INT0] = 0x8A Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS1_INT0] = 0x10 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS2_INT0] = 0x220 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS3_INT0] = 0x608 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS4_INT0] = 0x40 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS5_INT0] = 0x68 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS6_INT0] = 0x4 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS0_INT1] = 0x8089 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS1_INT1] = 0x980 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS2_INT1] = 0xA00C0 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS3_INT1] = 0x42A40C Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS5_INT1] = 0x5404 Interrupt Status:[SocketId: 0] [DieId: 1] [T_CS6_INT1] = 0x7940 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS0_INT0] = 0x6 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS1_INT0] = 0x36 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS2_INT0] = 0x38 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS3_INT0] = 0x10 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS4_INT0] = 0x2 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS5_INT0] = 0x40 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS0_INT1] = 0x1400 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS1_INT1] = 0x22C4 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS2_INT1] = 0xC044 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS3_INT1] = 0x80820 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS4_INT1] = 0x8048 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS5_INT1] = 0xD06 Interrupt Status:[SocketId: 0] [DieId: 3] [T_CS6_INT1] = 0x101 Interrupt Status:[SocketId: 0] [DieId: 0] [I_CS0_INT0] = 0x68 Interrupt Status:[SocketId: 0] [DieId: 0] [I_CS1_INT0] = 0xEC Interrupt Status:[SocketId: 0] [DieId: 0] [I_CS2_INT0] = 0x7C Interrupt Status:[SocketId: 0] [DieId: 0] [I_CS0_INT1] = 0x3CBC Interrupt Status:[SocketId: 0] [DieId: 0] [I_CS1_INT1] = 0x3010 Interrupt Status:[SocketId: 0] [DieId: 0] [I_CS2_INT1] = 0x40 Interrupt Status:[SocketId: 0] [DieId: 2] [I_CS0_INT0] = 0xAC Interrupt Status:[SocketId: 0] [DieId: 2] [I_CS1_INT0] = 0x3B Interrupt Status:[SocketId: 0] [DieId: 2] [I_CS2_INT0] = 0xF8 Interrupt Status:[SocketId: 0] [DieId: 2] [I_CS0_INT1] = 0xB144 Interrupt Status:[SocketId: 0] [DieId: 2] [I_CS1_INT1] = 0x246D Interrupt Status:[SocketId: 0] [DieId: 2] [I_CS2_INT1] = 0xE8B1 Interrupt Status:[SocketId: 0] [DieId: 1] [HHA0] = 0x88020 Interrupt Status:[SocketId: 0] [DieId: 1] [HHA1] = 0x404 Interrupt Status:[SocketId: 0] [DieId: 3] [HHA0] = 0x9121 Interrupt Status:[SocketId: 0] [DieId: 3] [HHA1] = 0x88200 Interrupt Status:[SocketId: 0] [DieId: 1] [LLC0] = 0x42A0 Interrupt Status:[SocketId: 0] [DieId: 1] [LLC1] = 0xA81 Interrupt Status:[SocketId: 0] [DieId: 1] [LLC3] = 0x20000 Interrupt Status:[SocketId: 0] [DieId: 3] [LLC0] = 0x400 Interrupt Status:[SocketId: 0] [DieId: 3] [LLC1] = 0x4020 Interrupt Status:[SocketId: 0] [DieId: 3] [LLC2] = 0x14001 Interrupt Status:[SocketId: 0] [DieId: 3] [LLC3] = 0x1280 Interrupt Status:[SocketId: 0] [DieId: 1] [AA_CLUSTER0] = 0x3 Interrupt Status:[SocketId: 0] [DieId: 1] [AA_CLUSTER1] = 0x4 Interrupt Status:[SocketId: 0] [DieId: 1] [AA_CLUSTER2] = 0x2 Interrupt Status:[SocketId: 0] [DieId: 1] [AA_CLUSTER3] = 0x2 Interrupt Status:[SocketId: 0] [DieId: 1] [AA_POE] = 0x7 Interrupt Status:[SocketId: 0] [DieId: 3] [AA_CLUSTER3] = 0x2 Interrupt Status:[SocketId: 0] [DieId: 3] [AA_POE] = 0x3 Interrupt Status:[SocketId: 0] [DieId: 0] [AA_SAS] = 0x3 Interrupt Status:[SocketId: 0] [DieId: 2] [AA_ALG] = 0x3 Interrupt Status:[SocketId: 0] [DieId: 2] [AA_PCIE] = 0x2 Interrupt Status:[SocketId: 0] [DieId: 2] [AA_SAS] = 0x1 Interrupt Status:[SocketId: 0] [DieId: 1] [AA_SRAM] = 0x8 Interrupt Status:[SocketId: 0] [DieId: 3] [AA_SRAM] = 0xEB Interrupt Status:[SocketId: 1] [DieId: 1] [DDRC0] = 0x9111115C Interrupt Status:[SocketId: 1] [DieId: 1] [DDRC1] = 0x41501004 Interrupt Status:[SocketId: 1] [DieId: 3] [DDRC0] = 0xC1001121 Interrupt Status:[SocketId: 1] [DieId: 3] [DDRC1] = 0xA0301050 Interrupt Status:[SocketId: 1] [DieId: 1] [RASC0] = 0xA02321 Interrupt Status:[SocketId: 1] [DieId: 1] [RASC1] = 0x206220 Interrupt Status:[SocketId: 1] [DieId: 3] [RASC0] = 0x312123 Interrupt Status:[SocketId: 1] [DieId: 3] [RASC1] = 0x6110 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS0_INT0] = 0x40 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS1_INT0] = 0x20 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS2_INT0] = 0xA Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS3_INT0] = 0x413 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS4_INT0] = 0x10 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS6_INT0] = 0x1 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS0_INT1] = 0x7E4 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS1_INT1] = 0x305 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS2_INT1] = 0x126800 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS3_INT1] = 0x8230E1 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS4_INT1] = 0x201 Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS5_INT1] = 0xB5E Interrupt Status:[SocketId: 1] [DieId: 1] [T_CS6_INT1] = 0x1D55 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS2_INT0] = 0x840 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS3_INT0] = 0x200 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS4_INT0] = 0xC4 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS5_INT0] = 0x20 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS6_INT0] = 0x8C Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS0_INT1] = 0x100 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS1_INT1] = 0x5CCD Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS2_INT1] = 0x34A4C Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS3_INT1] = 0x58288 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS4_INT1] = 0x4180 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS5_INT1] = 0x8882 Interrupt Status:[SocketId: 1] [DieId: 3] [T_CS6_INT1] = 0xB104 Interrupt Status:[SocketId: 1] [DieId: 0] [I_CS0_INT0] = 0x60 Interrupt Status:[SocketId: 1] [DieId: 0] [I_CS1_INT0] = 0x3E Interrupt Status:[SocketId: 1] [DieId: 0] [I_CS2_INT0] = 0xC9 Interrupt Status:[SocketId: 1] [DieId: 0] [I_CS0_INT1] = 0x810 Interrupt Status:[SocketId: 1] [DieId: 0] [I_CS1_INT1] = 0x3043 Interrupt Status:[SocketId: 1] [DieId: 0] [I_CS2_INT1] = 0x402C Interrupt Status:[SocketId: 1] [DieId: 2] [I_CS0_INT0] = 0x8 Interrupt Status:[SocketId: 1] [DieId: 2] [I_CS2_INT0] = 0xE Interrupt Status:[SocketId: 1] [DieId: 2] [I_CS0_INT1] = 0xA074 Interrupt Status:[SocketId: 1] [DieId: 2] [I_CS1_INT1] = 0x4940 Interrupt Status:[SocketId: 1] [DieId: 2] [I_CS2_INT1] = 0x2D4D Interrupt Status:[SocketId: 1] [DieId: 1] [HHA0] = 0xC011 Interrupt Status:[SocketId: 1] [DieId: 1] [HHA1] = 0x8A041 Interrupt Status:[SocketId: 1] [DieId: 3] [HHA0] = 0x30 Interrupt Status:[SocketId: 1] [DieId: 3] [HHA1] = 0x48000 Interrupt Status:[SocketId: 1] [DieId: 1] [LLC0] = 0x8220 Interrupt Status:[SocketId: 1] [DieId: 1] [LLC3] = 0x20 Interrupt Status:[SocketId: 1] [DieId: 3] [LLC0] = 0x5000 Interrupt Status:[SocketId: 1] [DieId: 3] [LLC2] = 0x20 Interrupt Status:[SocketId: 1] [DieId: 1] [AA_CLUSTER2] = 0x4 Interrupt Status:[SocketId: 1] [DieId: 1] [AA_CLUSTER3] = 0x3 Interrupt Status:[SocketId: 1] [DieId: 1] [AA_POE] = 0x6 Interrupt Status:[SocketId: 1] [DieId: 3] [AA_CLUSTER1] = 0x2 Interrupt Status:[SocketId: 1] [DieId: 3] [AA_CLUSTER3] = 0x1 Interrupt Status:[SocketId: 1] [DieId: 3] [AA_POE] = 0x2 Interrupt Status:[SocketId: 1] [DieId: 0] [AA_ALG] = 0x1 Interrupt Status:[SocketId: 1] [DieId: 0] [AA_PCIE] = 0x2 Interrupt Status:[SocketId: 1] [DieId: 2] [AA_ALG] = 0x1 Interrupt Status:[SocketId: 1] [DieId: 2] [AA_SAS] = 0x1 Interrupt Status:[SocketId: 1] [DieId: 1] [AA_SRAM] = 0xFD Interrupt Status:[SocketId: 1] [DieId: 3] [AA_SRAM] = 0x7B Clear Interrupts Clear DDRC Clear RASC Clear CS Clear SLLC Clear HHA Clear LLC Clear AA Clear SRAM Clear DDRC Clear RASC Clear CS Clear SLLC Clear HHA Clear LLC Clear AA Clear SRAM Clear Interrupt End Enable Channel Interleave for socket[0] Enable Channel Interleave for socket[0] Daw Cinfig :Skt 0 Ch: 3 , Base = 0x0, Size = 0x40000000, DieInterLeaveEn = 0 ColBits = 0xA RowBits = 0x11 Banknum = 0x10 RankSize = 0x400000000 Ranknum = 0x2 DramWidth = 0x4 Size = 0x1000000000 Daw Config: Skt 0 Ch: 3 , Base = 0x1000000000, Size = 0x1000000000, DieInterLeaveEn = 0 LowMemory(<4G):Base=0x0, Size=0x40000000 HighMemory(>4G):Base=0x1040000000, Size=0x7C0000000 HighMemory(>4G):Base=0x1040000000, Size=0x7C0000000 HighMemory(>4G):Base=0x1800000000, Size=0x7FC000000 ColBits = 0xA RowBits = 0x11 Banknum = 0x10 RankSize = 0x400000000 Ranknum = 0x2 DramWidth = 0x4 Size = 0x1000000000 Daw Config: Skt 0 Ch: 1 , Base = 0x2000000000, Size = 0x1000000000, DieInterLeaveEn = 0 HighMemory(>4G):Base=0x2000000000, Size=0xFFC000000 Enable Channel Interleave for socket[1] Enable Channel Interleave for socket[1] Daw Cinfig :Skt 1 Ch: 3 , Base = 0x0, Size = 0x40000000, DieInterLeaveEn = 0 ColBits = 0xA RowBits = 0x11 Banknum = 0x10 RankSize = 0x400000000 Ranknum = 0x2 DramWidth = 0x4 Size = 0x1000000000 Daw Config: Skt 1 Ch: 3 , Base = 0x1000000000, Size = 0x1000000000, DieInterLeaveEn = 0 HighMemory(>4G):Base=0x41000000000, Size=0xFFC000000 ColBits = 0xA RowBits = 0x11 Banknum = 0x10 RankSize = 0x400000000 Ranknum = 0x2 DramWidth = 0x4 Size = 0x1000000000 Daw Config: Skt 1 Ch: 1 , Base = 0x2000000000, Size = 0x1000000000, DieInterLeaveEn = 0 HighMemory(>4G):Base=0x42000000000, Size=0xFFC000000 Finish Config DAW. Start config RAS or ECC. pGblData->mem.rascBypass = 1 pGblData->mem.demandScrubMode = 0 pGblData->mem.patrolScrubMode = 0 skt[0] ch[0] ecc enable. skt[0] ch[1] ecc enable. skt[0] ch[2] ecc enable. skt[0] ch[3] ecc enable. skt[1] ch[0] ecc enable. skt[1] ch[1] ecc enable. skt[1] ch[2] ecc enable. skt[1] ch[3] ecc enable. Finish config RAS or ECC. Clean ddrc or rasc interrupt OK NOTICE: PL011_UART_BASE: 0x602b0000 NOTICE: BL1: 0x3fc8a000 - 0x3fc8b000 [size = 4096] NOTICE: Booting Trusted Firmware NOTICE: BL1: v1.1(release):50e18f8 NOTICE: BL1: Built : 08:50:23, Feb 25 2017 NOTICE: BL1: Booting BL2 NOTICE: BL2: v1.1(release):50e18f8 NOTICE: BL2: Built : 08:50:24, Feb 25 2017 NOTICE: BL1: Booting BL3-1 NOTICE: Before BL31 EL3 MMU NOTICE: After BL31 EL3 MMU NOTICE: BL3-1: v1.1(release):50e18f8 NOTICE: BL3-1: Built : 08:50:27, Feb 25 2017 NOTICE: [runtime_svc_init]:[94L] rt_svc_descs_num=0x1 NOTICE: [runtime_svc_init]:[109L] start_oen=4 end_oen=4 call_type=1 std_svc NOTICE: [psci_init_aff_map]:[296L] mpidr = 0 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 0 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 1 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 2 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 3 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 4 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 5 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 6 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 2 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 7 NOTICE: [psci_init_aff_map]:[296L] mpidr = 0 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 8 NOTICE: [psci_init_aff_map]:[296L] mpidr = 100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 9 NOTICE: [psci_init_aff_map]:[296L] mpidr = 200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 10 NOTICE: [psci_init_aff_map]:[296L] mpidr = 300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 11 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 12 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 13 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 14 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 15 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 16 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 17 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 18 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 19 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 20 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 21 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 22 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 23 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 24 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 25 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 26 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 27 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 28 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 29 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 30 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 31 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 32 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 33 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 34 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 35 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 36 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 37 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 38 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 1 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 39 NOTICE: [psci_init_aff_map]:[296L] mpidr = 0 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 40 NOTICE: [psci_init_aff_map]:[296L] mpidr = 1 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 41 NOTICE: [psci_init_aff_map]:[296L] mpidr = 2 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 42 NOTICE: [psci_init_aff_map]:[296L] mpidr = 3 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 43 NOTICE: [psci_init_aff_map]:[296L] mpidr = 100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 44 NOTICE: [psci_init_aff_map]:[296L] mpidr = 101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 45 NOTICE: [psci_init_aff_map]:[296L] mpidr = 102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 46 NOTICE: [psci_init_aff_map]:[296L] mpidr = 103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 47 NOTICE: [psci_init_aff_map]:[296L] mpidr = 200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 48 NOTICE: [psci_init_aff_map]:[296L] mpidr = 201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 49 NOTICE: [psci_init_aff_map]:[296L] mpidr = 202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 50 NOTICE: [psci_init_aff_map]:[296L] mpidr = 203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 51 NOTICE: [psci_init_aff_map]:[296L] mpidr = 300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 52 NOTICE: [psci_init_aff_map]:[296L] mpidr = 301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 53 NOTICE: [psci_init_aff_map]:[296L] mpidr = 302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 54 NOTICE: [psci_init_aff_map]:[296L] mpidr = 303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 55 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 56 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10001 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 57 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10002 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 58 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10003 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 59 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 60 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 61 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 62 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 63 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 64 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 65 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 66 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 67 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 68 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 69 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 70 NOTICE: [psci_init_aff_map]:[296L] mpidr = 10303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 71 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 72 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20001 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 73 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20002 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 74 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20003 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 75 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 76 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 77 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 78 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 79 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 80 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 81 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 82 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 83 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 84 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 85 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 86 NOTICE: [psci_init_aff_map]:[296L] mpidr = 20303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 87 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 88 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30001 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 89 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30002 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 90 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30003 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 91 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 92 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 93 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 94 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 95 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 96 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 97 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 98 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 99 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 100 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 101 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 102 NOTICE: [psci_init_aff_map]:[296L] mpidr = 30303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 103 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 104 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40001 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 105 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40002 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 106 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40003 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 107 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 108 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 109 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 110 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 111 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 112 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 113 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 114 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 115 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 116 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 117 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 118 NOTICE: [psci_init_aff_map]:[296L] mpidr = 40303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 119 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 120 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50001 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 121 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50002 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 122 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50003 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 123 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 124 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 125 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 126 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 127 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 128 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 129 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 130 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 131 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 132 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 133 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 134 NOTICE: [psci_init_aff_map]:[296L] mpidr = 50303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 135 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 136 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60001 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 137 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60002 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 138 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60003 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 139 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 140 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 141 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 142 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 143 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 144 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 145 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 146 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 147 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 148 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 149 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 150 NOTICE: [psci_init_aff_map]:[296L] mpidr = 60303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 151 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70000 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 152 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70001 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 153 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70002 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 154 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70003 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 155 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70100 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 156 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70101 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 157 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70102 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 158 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70103 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 159 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70200 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 160 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70201 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 161 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70202 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 162 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70203 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 163 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70300 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 164 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70301 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 165 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70302 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 166 NOTICE: [psci_init_aff_map]:[296L] mpidr = 70303 NOTICE: [psci_init_aff_map]:[297L] cur_afflvl = 0 NOTICE: [psci_init_aff_map]:[298L] affmap_idx = 167 NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5e800 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7ef80 :486=170 [serdes_hilink2_init]:hilink2_mode pcie2 8 lane Halt Macro 2 MCU!! Macro 2 Download Firmware Success!! Release Macro 2 MCU!! Temperature: 27 (0x1B) Temperature: 27 (0x1B) [serdes_init]:SerDes2 init success! Halt Macro 3 MCU!! Macro 3 Download Firmware Success!! Release Macro 3 MCU!! Temperature: 28 (0x1C) Temperature: 29 (0x1D) [serdes_init]:SerDes3 init success! Halt Macro 4 MCU!! Macro 4 Download Firmware Success!! Release Macro 4 MCU!! Temperature: 29 (0x1D) Temperature: 29 (0x1D) [serdes_init]:SerDes4 init success! [serdes_hilink5_init]:hilink5_mode sas1 4 lane Halt Macro 5 MCU!! Macro 5 Download Firmware Success!! Release Macro 5 MCU!! Temperature: 29 (0x1D) Temperature: 29 (0x1D) [serdes_init]:SerDes5 init success! [serdes_hilink6_init] lane 0 =>sas1 lane 0 [serdes_hilink6_init] lane 1 =>sas1 lane 1 [serdes_hilink6_init] lane 2 =>sas1 lane 2 [serdes_hilink6_init] lane 3 =>sas1 lane 3 Halt Macro 6 MCU!! Macro 6 Download Firmware Success!! Release Macro 6 MCU!! Temperature: 29 (0x1D) Temperature: 29 (0x1D) [serdes_init]:SerDes6 init success! [serdes_hilink0_init]:hilink0_mode pcie5 8 lane Halt Macro 0 MCU!! Macro 0 Download Firmware Success!! Release Macro 0 MCU!! Temperature: 26 (0x1A) Temperature: 26 (0x1A) [serdes_init]:SerDes0 init success! [serdes_hilink1_init]:hilink1_mode pcie4 8 lane Halt Macro 1 MCU!! Macro 1 Download Firmware Success!! Release Macro 1 MCU!! Temperature: 26 (0x1A) Temperature: 26 (0x1A) [serdes_init]:SerDes1 init success! [serdes_hilink5_init]:hilink5_mode pcie6 1 lane and pcie7 1 lane Halt Macro 5 MCU!! Macro 5 Download Firmware Success!! Release Macro 5 MCU!! Temperature: 27 (0x1B) Temperature: 27 (0x1B) [serdes_init]:SerDes5 init success! [serdes_hilink6_init] lane 0 =>sas5 lane 0 [serdes_hilink6_init] lane 1 =>sas5 lane 1 Halt Macro 6 MCU!! Macro 6 Download Firmware Success!! Release Macro 6 MCU!! Temperature: 27 (0x1B) Temperature: 27 (0x1B) [serdes_init]:SerDes6 init success! [serdes_hilink2_init]:hilink2_mode pcie2 8 lane Halt Macro 2 MCU!! Macro 2 Download Firmware Success!! Release Macro 2 MCU!! Temperature: 27 (0x1B) Temperature: 27 (0x1B) [serdes_init]:SerDes2 init success! Halt Macro 3 MCU!! Macro 3 Download Firmware Success!! Release Macro 3 MCU!! Temperature: 28 (0x1C) Temperature: 29 (0x1D) [serdes_init]:SerDes3 init success! Halt Macro 4 MCU!! Macro 4 Download Firmware Success!! Release Macro 4 MCU!! Temperature: 29 (0x1D) Temperature: 29 (0x1D) [serdes_init]:SerDes4 init success! [serdes_hilink5_init]:hilink5_mode sas1 4 lane Halt Macro 5 MCU!! Macro 5 Download Firmware Success!! Release Macro 5 MCU!! Temperature: 29 (0x1D) Temperature: 29 (0x1D) [serdes_init]:SerDes5 init success! [serdes_hilink6_init] lane 0 =>sas1 lane 0 [serdes_hilink6_init] lane 1 =>sas1 lane 1 [serdes_hilink6_init] lane 2 =>sas1 lane 2 [serdes_hilink6_init] lane 3 =>sas1 lane 3 Halt Macro 6 MCU!! Macro 6 Download Firmware Success!! Release Macro 6 MCU!! Temperature: 29 (0x1D) Temperature: 29 (0x1D) [serdes_init]:SerDes6 init success! [serdes_hilink0_init]:hilink0_mode pcie5 8 lane Halt Macro 0 MCU!! Macro 0 Download Firmware Success!! Release Macro 0 MCU!! Temperature: 26 (0x1A) Temperature: 26 (0x1A) [serdes_init]:SerDes0 init success! [serdes_hilink1_init]:hilink1_mode pcie4 8 lane Halt Macro 1 MCU!! Macro 1 Download Firmware Success!! Release Macro 1 MCU!! Temperature: 26 (0x1A) Temperature: 26 (0x1A) [serdes_init]:SerDes1 init success! [serdes_hilink5_init]:hilink5_mode pcie6 1 lane and pcie7 1 lane Halt Macro 5 MCU!! Macro 5 Download Firmware Success!! Release Macro 5 MCU!! Temperature: 26 (0x1A) Temperature: 26 (0x1A) [serdes_init]:SerDes5 init success! [serdes_hilink6_init] lane 0 =>sas5 lane 0 [serdes_hilink6_init] lane 1 =>sas5 lane 1 Halt Macro 6 MCU!! Macro 6 Download Firmware Success!! Release Macro 6 MCU!! Temperature: 26 (0x1A) Temperature: 26 (0x1A) [serdes_init]:SerDes6 init success! InfoFromBmc.ProductName TaiShan 2280 InfoFromBmc.SerialNum 2102311TBJ10H8000087 InfoFromBmc.ManufactureType02 Huawei InfoFromBmc.AssetTag InfoFromBmc.SrNumType02 024APL10H8000090 InfoFromBmc.AssetTagType03 InfoFromBmc.SrNumType03 To be filled by O.E.M. InfoFromBmc.VersionType03 InfoFromBmc.ChassisType03 InfoFromBmc.ManufacturerType03 Huawei Create event for smbios table transfer success. VerStr:1.12 Create event for miscellaneous ipmi operation success. Locate gEfiPciIoProtocol Failed. DawNum[0] = 2,DawNum[1] = 1,DawNum[2] =2,DawNum[3] =1 0 Base = 0x0, Size = 0x40000000 0 Base = 0x1000000000, Size = 0x1000000000 1 Base = 0x2000000000, Size = 0x1000000000 2 Base = 0x40000000000, Size = 0x40000000 2 Base = 0x41000000000, Size = 0x1000000000 3 Base = 0x42000000000, Size = 0x1000000000 [gmac_initialize]:[3650L] GpriData=0x3E8DE018 pPriv->ulMacSpeed:9 pPriv->ulMacDuplex:1 pPriv->ulPort:0 pPriv->ulGEBase:0xC7040000 pPriv->ulPpeCommonBase:0xC5070000 pPriv->ulPpeTNLBase:0xC5000000 pPriv->ulRCBCommonBase:0xC5080000 pPriv->ulRCBCommonEntryBase:0xC5080000 pPriv->ulRCBSramEntryBase:0xC5090000 pPriv->ulRingNum:0 pPriv->ulRingAddr:0 pPriv->ulMacAddr:0xA0 0xA3 0x3B 0xC1 0x40 0xE8 DSAF_init tbl_tcam_data 0x3F196CA0:0xA0A33BC1 0x40E80000 0x00000000 0x00000001 0x3F196CB0:0x00000000 tbl_tcam_ucast 0x3F196CA8:0x00000000 0x00000001 0x00000000 0x00000001 0x3F196CB8:0x0000007F 0x00000000 0x0000007F 0x00000002 0x3F196CC8:0x01000204 ----ok LocateProtocol mOemXgeStatusProtocol success. RXRING = 0x3E8D9000 TXRING = 0x3E8D4000 pPriv->ulTxMask = 512 RXBUFF = 0x3E6D3000 TXBUFF = 0x3E4D2000 [gmac_initialize]:[3650L] GpriData=0x3E44C018 pPriv->ulMacSpeed:9 pPriv->ulMacDuplex:1 pPriv->ulPort:1 pPriv->ulGEBase:0xC7044000 pPriv->ulPpeCommonBase:0xC5070000 pPriv->ulPpeTNLBase:0xC5010000 pPriv->ulRCBCommonBase:0xC5080000 pPriv->ulRCBCommonEntryBase:0xC5080000 pPriv->ulRCBSramEntryBase:0xC5090000 pPriv->ulRingNum:16 pPriv->ulRingAddr:1048576 pPriv->ulMacAddr:0xA0 0xA3 0x3B 0xC1 0x40 0xE9 DSAF_init tbl_tcam_data 0x3F196CA0:0xA0A33BC1 0x40E90001 0x00000000 0x00000001 0x3F196CB0:0x00000000 tbl_tcam_ucast 0x3F196CA8:0x00000000 0x00000001 0x00000000 0x00000001 0x3F196CB8:0x0000008F 0x00000000 0x0000008F 0xC13BA3A0 0x3F196CC8:0x0000E940 ----ok LocateProtocol mOemXgeStatusProtocol success. RXRING = 0x3E447000 TXRING = 0x3E442000 pPriv->ulTxMask = 512 RXBUFF = 0x3E241000 TXBUFF = 0x3E040000 [gmac_initialize]:[3650L] GpriData=0x3DFB8018 pPriv->ulMacSpeed:8 pPriv->ulMacDuplex:1 pPriv->ulPort:4 pPriv->ulGEBase:0xC7050000 pPriv->ulPpeCommonBase:0xC5070000 pPriv->ulPpeTNLBase:0xC5040000 pPriv->ulRCBCommonBase:0xC5080000 pPriv->ulRCBCommonEntryBase:0xC5080000 pPriv->ulRCBSramEntryBase:0xC5090000 pPriv->ulRingNum:64 pPriv->ulRingAddr:4194304 pPriv->ulMacAddr:0xA0 0xA3 0x3B 0xC1 0x40 0xE6 PhyID : 0x1410DD0 PhyAddr: 0x0 ETH_PhyInit 1928; Marvell 88E1512 detect! MII_CTRL_REG = 0x3100 MII_STAT_REG = 0x7949 page 18, reg20:0x1 page 0, reg17:0x4040 Phy Init OK DSAF_init tbl_tcam_data 0x3F196CA0:0xA0A33BC1 0x40E60004 0x00000000 0x00000001 0x3F196CB0:0x00000000 tbl_tcam_ucast 0x3F196CA8:0x00000000 0x00000001 0x00000000 0x00000001 0x3F196CB8:0x000000BF 0x00000000 0x000000BF 0xAFAFAFAF 0x3F196CC8:0xAFAFAFAF ----ok RXRING = 0x3DFB3000 TXRING = 0x3DFAD000 pPriv->ulTxMask = 512 RXBUFF = 0x3DDAB000 TXBUFF = 0x3DBA9000 [gmac_initialize]:[3650L] GpriData=0x3DB21018 pPriv->ulMacSpeed:8 pPriv->ulMacDuplex:1 pPriv->ulPort:5 pPriv->ulGEBase:0xC7054000 pPriv->ulPpeCommonBase:0xC5070000 pPriv->ulPpeTNLBase:0xC5050000 pPriv->ulRCBCommonBase:0xC5080000 pPriv->ulRCBCommonEntryBase:0xC5080000 pPriv->ulRCBSramEntryBase:0xC5090000 pPriv->ulRingNum:80 pPriv->ulRingAddr:5242880 pPriv->ulMacAddr:0xA0 0xA3 0x3B 0xC1 0x40 0xE7 PhyID : 0x1410DD0 PhyAddr: 0x1 ETH_PhyInit 1928; Marvell 88E1512 detect! MII_CTRL_REG = 0x3100 MII_STAT_REG = 0x7949 page 18, reg20:0x1 page 0, reg17:0x4000 Phy Init OK DSAF_init tbl_tcam_data 0x3F196CA0:0xA0A33BC1 0x40E70005 0x00000000 0x00000001 0x3F196CB0:0x00000000 tbl_tcam_ucast 0x3F196CA8:0x00000000 0x00000001 0x00000000 0x00000001 0x3F196CB8:0x000000CF 0x00000000 0x000000CF 0xAFAFAFAF 0x3F196CC8:0xAFAFAFAF ----ok RXRING = 0x3DB1C000 TXRING = 0x3DB17000 pPriv->ulTxMask = 512 RXBUFF = 0x3D916000 TXBUFF = 0x3D714000 SasDriverInitialize Ok!!! [sas_init,2173]Card:1 init ok [Higgs_StartPhy,185]Card:1 no cable on phy:0, default as electric cable [Higgs_IntrInquiryOperation,219]Identify info:0x20010202,DevType:2--2,uiPhyContext:0x0 [Higgs_PhyCtrlUpDown,332]Higgs_PhyCtrlUpDown at uiPhyId = 0x0 [Higgs_PhyCtrlUpDown,346]uiPhyId:0x0, uiIrqVal:0x26 [Higgs_PhyUp,503]phyid:0,Rate is 11 [SAINI_ClearPortRsc,449]Card:1 port:0 clr port rsc,remove all device from device list of Disc [SAINI_ExpanderBufferSwitch,1306]EXPANDER Buffer function is 2 ! [SAL_AbortSataDevIo,175]Now let's start AbortSataDev reset Io Card:1 msg:3D5CC9F0(uni id:0x0) to dev addr:0x500E004AAAAAAA00(sal dev:3D5D42D8) done func is NULL,v_pstMsg->stStatus.enDrvResp803 [SAL_AbortSataDevIo,175]Now let's start AbortSataDev reset Io Card:1 msg:3D5CCFD8(uni id:0x0) to dev addr:0x500E004AAAAAAA01(sal dev:3D5D4598) done func is NULL,v_pstMsg->stStatus.enDrvResp803 [SAL_AbortTaskSet,646]Now let's start abort SAS dev Io Card:1 msg:3D5CD5C0 to dev addr:0x500E004AAAAAAA1E(sal dev:3D5D4858),v_pstMsg->stStatus.enDrvResp803,pstMsg->pfnDone:31B85BF8 [SasScanDisk,838]Open Card:1 Phy:0 success! Success to register SasDevice:Port 0 SasAddr 0x500E004AAAAAAA00, status = Success Success to register SasDevice:Port 0 SasAddr 0x500E004AAAAAAA01, status = Success SasDriverStart Ok!!! SmiControllerDriverSupported - Status:Success Install GopDevicePath Handle 0 Install GopDevicePath Handle 3D54D898 Install GopDevicePath Status Success SmiGraphicsOutputSetMode + Resetting Memory setModeEx + programModeRegisters + [LPC] CRT_PLL1_750HS = 0x1D40A02 [LPC] CRT_PLL2_750HS = 0x206B851E [LPC] SECONDARY_DISPLAY_CTRL = 0x2087106 setModeEx - SmiGraphicsOutputSetMode x=640 y=480 SmiGraphicsOutputSetMode - SmiGraphicsOutputConstructor - [=3h[=3h[=3h[=3h[=3h[=3hSmiGraphicsOutputQueryMode + SmiGraphicsOutputQueryMode - SmiGraphicsOutputQueryMode + SmiGraphicsOutputQueryMode - SmiGraphicsOutputQueryMode + SmiGraphicsOutputQueryMode - SmiGraphicsOutputQueryMode + SmiGraphicsOutputQueryMode - [=3hSmiGraphicsOutputQueryMode + SmiGraphicsOutputQueryMode - [=3hSmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported SmiControllerDriverSupported - Status:Unsupported Press Enter to boot OS immediately. Press any other key in 10 seconds to stop automatical booting... SmiGraphicsOutputQueryMode + SmiGraphicsOutputQueryMode - ..Welcome to GRUB! GNU GRUB version 2.11 Minimal BASH-like line editing is supported. For the first word, TAB lists possible command completions. Anywhere else TAB lists possible device or file completions. grub> linux (tftp,192.168.201.1)/13070160/tftp-deploy-d9a87uaq/kernel/Image pcie_aspm=off pci=pcie_bus_perf root=/dev/ram0 ip=:::::eth0:dhcp linux (tftp,192.168.201.1)/13070160/tftp-deploy-d9a87uaq/kernel/Image pci e _aspm=off pci=pcie_bus_perf root=/dev/ram0 ip=:::::eth0:dhcp grub> devicetree (tftp,192.168.201.1)/13070160/tftp-deploy-d9a87uaq/dtb/hip07-d05.dtb devicetree (tftp,192.168.201.1)/13070160/tftp-deploy-d9a87uaq/dtb/hip07-d 0 5.dtb grub> initrd (tftp,192.168.201.1)/13070160/tftp-deploy-d9a87uaq/ramdisk/ramdisk.cpio.gz initrd (tftp,192.168.201.1)/13070160/tftp-deploy-d9a87uaq/ramdisk/ramdisk . cpio.gz grub> boot boot EFI stub: Booting Linux Kernel... EFI stub: Using DTB from configuration table EFI stub: Exiting boot services and installing virtual address map... [SAL_ClearAffiliationSMP,325]it is going to hard reset dev:0x500E004AAAAAAA1F [SAL_ClearAffiliationSMP,325]it is going to hard reset dev:0x500E004AAAAAAA1F SAS ExitBootServicesEvent GMAC ExitBootServicesEvent GMAC ExitBootServicesEvent GMAC ExitBootServicesEvent GMAC ExitBootServicesEvent OHCI ExitBootServicesEvent IPMI ExitBootService Event TransferSmbiosToBMC EVENT. Transfer Smbios Table To iBMC Success. GetVariable Status : Not Found. NOTICE: [psci_smc_handler]:[347L] PSCI_VERSION CALL NOTICE: [psci_version]:[99L] PSCI_MAJOR_VER: 10000: PSCI_MINOR_VER: 0 08096;14 08096;14 08096;14 08096;14 08096;14 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10001 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5e880 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7f190 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10002 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5e900 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7f3a0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10003 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5e980 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7f5b0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10100 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ea00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7f7c0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10101 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ea80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7f9d0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10102 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5eb00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7fbe0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10103 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5eb80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc7fdf0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10200 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ec00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80000 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10201 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ec80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80210 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10202 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ed00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80420 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10203 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ed80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80630 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10300 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ee00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80840 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10301 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ee80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80a50 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10302 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ef00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80c60 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x10303 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ef80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc80e70 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30000 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x0 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5f800 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc83180 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30001 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5f880 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc83390 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30002 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5f900 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc835a0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30003 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5f980 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc837b0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30100 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fa00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc839c0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30101 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fa80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc83bd0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30102 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fb00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc83de0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30103 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fb80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc83ff0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30200 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fc00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc84200 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30201 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fc80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc84410 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30202 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fd00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc84620 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30203 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fd80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc84830 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30300 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fe00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc84a40 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30301 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5fe80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc84c50 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30302 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ff00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc84e60 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x30303 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc5ff80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc85070 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50000 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x0 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60800 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc87380 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50001 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60880 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc87590 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50002 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60900 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc877a0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50003 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60980 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc879b0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50100 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60a00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc87bc0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50101 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60a80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc87dd0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50102 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60b00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc87fe0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50103 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60b80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc881f0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50200 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60c00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc88400 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50201 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60c80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc88610 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50202 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60d00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc88820 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50203 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60d80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc88a30 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50300 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60e00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc88c40 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50301 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60e80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc88e50 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50302 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60f00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc89060 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x50303 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc60f80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc89270 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70000 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x0 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61800 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8b580 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70001 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61880 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8b790 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70002 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61900 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8b9a0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70003 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x10000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61980 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8bbb0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70100 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x10000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61a00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8bdc0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70101 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61a80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8bfd0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70102 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61b00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8c1e0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70103 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x30000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61b80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8c3f0 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70200 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x30000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61c00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8c600 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70201 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61c80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8c810 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70202 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61d00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8ca20 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70203 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0x70000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61d80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8cc30 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70300 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0x70000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61e00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8ce40 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70301 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61e80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8d050 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70302 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61f00 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8d260 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 NOTICE: [psci_smc_handler]:[408L] PSCI_CPU_ON_AARCH64 CALL NOTICE: [psci_smc_handler]:[409L] x1=0x70303 x2=0xb5b1e0 x3=0x0 NOTICE: [P660_affinst_on]:[147L] P660_affinst_suspend PRIMARYCORE_CPUON_FLAG_ADDR e101a020 NOTICE: [scpi_set_css_power_state]:[120L] domain_cluster=0xf0000 NOTICE: [scpi_set_css_power_state]:[143L] domain_cluster=0xf0000 08096;14 NOTICE: [psci_afflvl_power_on_finish]:[504L] NOTICE: [cm_prepare_el3_exit]:[262L] read_tpidr_el3 = 3fc61f80 NOTICE: [cm_prepare_el3_exit]:[319L] ctx add = 3fc8d470 NOTICE: [psci_afflvl_power_on_finish]:[562L] 00;5;1>0 [ 0.000000] Booting Linux on physical CPU 0x0000010000 [0x410fd082] [ 0.000000] Linux version 4.19.310-cip107 (KernelCI@build-j142738-arm64-gcc-10-defconfig-tktn2) (gcc version 10.2.1 20210110 (Debian 10.2.1-6)) #1 SMP PREEMPT Sat Mar 16 08:13:56 UTC 2024 [ 0.000000] Machine model: Hisilicon Hip07 D05 Development Board [ 0.000000] efi: Getting EFI parameters from FDT: [ 0.000000] efi: EFI v2.60 by EDK II [ 0.000000] efi: SMBIOS=0x3f130000 SMBIOS 3.0=0x39d00000 ACPI=0x39dd0000 ACPI 2.0=0x39dd0014 MEMATTR=0x3cdf2018 [ 0.000000] cma: Reserved 32 MiB at 0x000000003d000000 [ 0.000000] OF: NUMA: parsing numa-distance-map-v1 [ 0.000000] NUMA: Warning: invalid memblk node 4 [mem 0x1040000000-0x1ffbffffff] [ 0.000000] NUMA: Faking a node at [mem 0x0000000000000000-0x0000042ffbffffff] [ 0.000000] NUMA: NODE_DATA [mem 0x42ffbfc2680-0x42ffbfc3e3f] [ 0.000000] Zone ranges: [ 0.000000] DMA32 [mem 0x0000000000000000-0x00000000ffffffff] [ 0.000000] Normal [mem 0x0000000100000000-0x0000042ffbffffff] [ 0.000000] Movable zone start for each node [ 0.000000] Early memory node ranges [ 0.000000] node 0: [mem 0x0000000000000000-0x0000000031b4ffff] [ 0.000000] node 0: [mem 0x0000000031b50000-0x0000000031b6ffff] [ 0.000000] node 0: [mem 0x0000000031b70000-0x0000000031b7afff] [ 0.000000] node 0: [mem 0x0000000031b7b000-0x0000000031b7efff] [ 0.000000] node 0: [mem 0x0000000031b7f000-0x0000000039bfffff] [ 0.000000] node 0: [mem 0x0000000039c00000-0x0000000039c4ffff] [ 0.000000] node 0: [mem 0x0000000039c50000-0x0000000039c9ffff] [ 0.000000] node 0: [mem 0x0000000039ca0000-0x0000000039caffff] [ 0.000000] node 0: [mem 0x0000000039cb0000-0x0000000039ceffff] [ 0.000000] node 0: [mem 0x0000000039cf0000-0x0000000039dbffff] [ 0.000000] node 0: [mem 0x0000000039dc0000-0x0000000039ddffff] [ 0.000000] node 0: [mem 0x0000000039de0000-0x000000003a13ffff] [ 0.000000] node 0: [mem 0x000000003a140000-0x000000003f12ffff] [ 0.000000] node 0: [mem 0x000000003f130000-0x000000003f15ffff] [ 0.000000] node 0: [mem 0x000000003f160000-0x000000003fbfffff] [ 0.000000] node 0: [mem 0x0000001040000000-0x0000001ffbffffff] [ 0.000000] node 0: [mem 0x0000002000000000-0x0000002ffbffffff] [ 0.000000] node 0: [mem 0x0000041000000000-0x0000041ffbffffff] [ 0.000000] node 0: [mem 0x0000042000000000-0x0000042ffbffffff] [ 0.000000] Zeroed struct page in unavailable ranges: 84 pages [ 0.000000] Initmem setup node 0 [mem 0x0000000000000000-0x0000042ffbffffff] [ 0.000000] psci: probing for conduit method from DT. [ 0.000000] psci: PSCIv1.0 detected in firmware. [ 0.000000] psci: Using standard PSCI v0.2 function IDs [ 0.000000] psci: MIGRATE_INFO_TYPE not supported. [ 0.000000] psci: SMC Calling Convention v1.0 [ 0.000000] percpu: Embedded 22 pages/cpu s52760 r8192 d29160 u90112 [ 0.000000] Detected PIPT I-cache on CPU0 [ 0.000000] ARM_SMCCC_ARCH_WORKAROUND_1 missing from firmware [ 0.000000] CPU features: enabling workaround for EL2 vector hardening [ 0.000000] CPU features: enabling workaround for Spectre-BHB [ 0.000000] CPU features: enabling workaround for ARM erratum 1742098 [ 0.000000] Built 1 zonelists, mobility grouping on. Total pages: 65994768 [ 0.000000] Policy zone: Normal [ 0.000000] Kernel command line: BOOT_IMAGE=(tftp,192.168.201.1)/13070160/tftp-deploy-d9a87uaq/kernel/Image pcie_aspm=off pci=pcie_bus_perf root=/dev/ram0 ip=:::::eth0:dhcp [ 0.000000] log_buf_len individual max cpu contribution: 4096 bytes [ 0.000000] log_buf_len total cpu_extra contributions: 258048 bytes [ 0.000000] log_buf_len min size: 131072 bytes [ 0.000000] log_buf_len: 524288 bytes [ 0.000000] early log buf free: 126144(96%) [ 0.000000] software IO TLB: mapped [mem 0x35c00000-0x39c00000] (64MB) [ 0.000000] Memory: 263829716K/268169216K available (11196K kernel code, 1382K rwdata, 4968K rodata, 1280K init, 377K bss, 4306732K reserved, 32768K cma-reserved) [ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=64, Nodes=1 [ 0.000000] rcu: Preemptible hierarchical RCU implementation. [ 0.000000] Tasks RCU enabled. [ 0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0 [ 0.000000] GICv3: GIC: Using split EOI/Deactivate mode [ 0.000000] GICv3: Distributor has no Range Selector support [ 0.000000] GICv3: VLPI support, direct LPI support [ 0.000000] ITS [mem 0x4c000000-0x4c03ffff] [ 0.000000] ITS@0x000000004c000000: Using ITS number 0 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x000000004c000000: allocated 524288 Devices @42efa800000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x000000004c000000: allocated 65536 Virtual CPUs @42efb180000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x000000004c000000: allocated 512 Interrupt Collections @42efb129000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS [mem 0x6c000000-0x6c03ffff] [ 0.000000] ITS@0x000000006c000000: Using ITS number 1 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x000000006c000000: allocated 524288 Devices @42efa400000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x000000006c000000: allocated 65536 Virtual CPUs @42efb200000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x000000006c000000: allocated 512 Interrupt Collections @42efb12a000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS [mem 0xc6000000-0xc603ffff] [ 0.000000] ITS@0x00000000c6000000: Using ITS number 2 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x00000000c6000000: allocated 524288 Devices @42efa000000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x00000000c6000000: allocated 65536 Virtual CPUs @42efb280000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x00000000c6000000: allocated 512 Interrupt Collections @42efb12d000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS [mem 0x8c6000000-0x8c603ffff] [ 0.000000] ITS@0x00000008c6000000: Using ITS number 3 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x00000008c6000000: allocated 524288 Devices @42ef9c00000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x00000008c6000000: allocated 65536 Virtual CPUs @42efb300000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x00000008c6000000: allocated 512 Interrupt Collections @42efb12e000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS [mem 0x4004c000000-0x4004c03ffff] [ 0.000000] ITS@0x000004004c000000: Using ITS number 4 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x000004004c000000: allocated 524288 Devices @42ef9800000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x000004004c000000: allocated 65536 Virtual CPUs @42efb380000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x000004004c000000: allocated 512 Interrupt Collections @42efb12f000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS [mem 0x4006c000000-0x4006c03ffff] [ 0.000000] ITS@0x000004006c000000: Using ITS number 5 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x000004006c000000: allocated 524288 Devices @42ef9000000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x000004006c000000: allocated 65536 Virtual CPUs @42ef9480000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x000004006c000000: allocated 512 Interrupt Collections @42ef9410000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS [mem 0x400c6000000-0x400c603ffff] [ 0.000000] ITS@0x00000400c6000000: Using ITS number 6 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x00000400c6000000: allocated 524288 Devices @42ef8c00000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x00000400c6000000: allocated 65536 Virtual CPUs @42ef9500000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x00000400c6000000: allocated 512 Interrupt Collections @42ef9412000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS [mem 0x408c6000000-0x408c603ffff] [ 0.000000] ITS@0x00000408c6000000: Using ITS number 7 [ 0.000000] GIC: enabling workaround for ITS: Hip07 erratum 161600802 [ 0.000000] ITS@0x00000408c6000000: allocated 524288 Devices @42ef8800000 (flat, esz 8, psz 16K, shr 1) [ 0.000000] ITS@0x00000408c6000000: allocated 65536 Virtual CPUs @42ef9580000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] ITS@0x00000408c6000000: allocated 512 Interrupt Collections @42ef9413000 (flat, esz 8, psz 4K, shr 1) [ 0.000000] GIC: using LPI property table @0x0000042ef9440000 [ 0.000000] ITS: Using DirectLPI for VPE invalidation [ 0.000000] ITS: Enabling GICv4 support [ 0.000000] GICv3: CPU0: found redistributor 10000 region 0:0x000000004d100000 [ 0.000000] CPU0: using LPI pending table @0x0000042ef9450000 [ 0.000000] arch_timer: cp15 timer(s) running at 50.00MHz (phys). [ 0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0xb8812736b, max_idle_ns: 440795202655 ns [ 0.000001] sched_clock: 56 bits at 50MHz, resolution 20ns, wraps every 4398046511100ns [ 0.000153] Console: colour dummy device 80x25 [ 0.000425] console [tty0] enabled [ 0.000476] Calibrating delay loop (skipped), value calculated using timer frequency.. 100.00 BogoMIPS (lpj=200000) [ 0.000483] pid_max: default: 65536 minimum: 512 [ 0.000547] Security Framework initialized [ 0.061257] Dentry cache hash table entries: 16777216 (order: 15, 134217728 bytes) [ 0.091560] Inode-cache hash table entries: 8388608 (order: 14, 67108864 bytes) [ 0.092548] Mount-cache hash table entries: 262144 (order: 9, 2097152 bytes) [ 0.093519] Mountpoint-cache hash table entries: 262144 (order: 9, 2097152 bytes) [ 0.111526] ASID allocator initialised with 32768 entries [ 0.111572] rcu: Hierarchical SRCU implementation. [ 0.111741] Platform MSI: interrupt-controller@4c000000 domain created [ 0.111753] Platform MSI: interrupt-controller@6c000000 domain created [ 0.111761] Platform MSI: interrupt-controller@c6000000 domain created [ 0.111770] Platform MSI: interrupt-controller@8,c6000000 domain created [ 0.111777] Platform MSI: interrupt-controller@400,4c000000 domain created [ 0.111785] Platform MSI: interrupt-controller@400,6c000000 domain created [ 0.111793] Platform MSI: interrupt-controller@400,c6000000 domain created [ 0.111801] Platform MSI: interrupt-controller@408,c6000000 domain created [ 0.111852] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@4c000000 domain created [ 0.111860] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@6c000000 domain created [ 0.111868] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@c6000000 domain created [ 0.111876] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@8,c6000000 domain created [ 0.111884] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@400,4c000000 domain created [ 0.111893] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@400,6c000000 domain created [ 0.111903] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@400,c6000000 domain created [ 0.111911] PCI/MSI: /interrupt-controller@4d000000/interrupt-controller@408,c6000000 domain created [ 0.112340] Remapping and enabling EFI services. [ 0.114806] smp: Bringing up secondary CPUs ... [ 0.165587] Detected PIPT I-cache on CPU1 [ 0.165599] GICv3: CPU1: found redistributor 10001 region 0:0x000000004d140000 [ 0.165666] CPU1: using LPI pending table @0x0000042eec100000 [ 0.165843] CPU1: Booted secondary processor 0x0000010001 [0x410fd082] [ 0.217920] Detected PIPT I-cache on CPU2 [ 0.217926] GICv3: CPU2: found redistributor 10002 region 0:0x000000004d180000 [ 0.217993] CPU2: using LPI pending table @0x0000042eec110000 [ 0.218139] CPU2: Booted secondary processor 0x0000010002 [0x410fd082] [ 0.270261] Detected PIPT I-cache on CPU3 [ 0.270267] GICv3: CPU3: found redistributor 10003 region 0:0x000000004d1c0000 [ 0.270335] CPU3: using LPI pending table @0x0000042eec140000 [ 0.270481] CPU3: Booted secondary processor 0x0000010003 [0x410fd082] [ 0.322603] Detected PIPT I-cache on CPU4 [ 0.322610] GICv3: CPU4: found redistributor 10100 region 0:0x000000004d200000 [ 0.322675] CPU4: using LPI pending table @0x0000042eec190000 [ 0.322822] CPU4: Booted secondary processor 0x0000010100 [0x410fd082] [ 0.374942] Detected PIPT I-cache on CPU5 [ 0.374949] GICv3: CPU5: found redistributor 10101 region 0:0x000000004d240000 [ 0.375014] CPU5: using LPI pending table @0x0000042eec1a0000 [ 0.375160] CPU5: Booted secondary processor 0x0000010101 [0x410fd082] [ 0.427282] Detected PIPT I-cache on CPU6 [ 0.427289] GICv3: CPU6: found redistributor 10102 region 0:0x000000004d280000 [ 0.427353] CPU6: using LPI pending table @0x0000042eec1c0000 [ 0.427499] CPU6: Booted secondary processor 0x0000010102 [0x410fd082] [ 0.479622] Detected PIPT I-cache on CPU7 [ 0.479629] GICv3: CPU7: found redistributor 10103 region 0:0x000000004d2c0000 [ 0.479695] CPU7: using LPI pending table @0x0000042eec210000 [ 0.479841] CPU7: Booted secondary processor 0x0000010103 [0x410fd082] [ 0.531965] Detected PIPT I-cache on CPU8 [ 0.531973] GICv3: CPU8: found redistributor 10200 region 0:0x000000004d300000 [ 0.532043] CPU8: using LPI pending table @0x0000042eec220000 [ 0.532187] CPU8: Booted secondary processor 0x0000010200 [0x410fd082] [ 0.584303] Detected PIPT I-cache on CPU9 [ 0.584310] GICv3: CPU9: found redistributor 10201 region 0:0x000000004d340000 [ 0.584377] CPU9: using LPI pending table @0x0000042eec250000 [ 0.584520] CPU9: Booted secondary processor 0x0000010201 [0x410fd082] [ 0.636644] Detected PIPT I-cache on CPU10 [ 0.636652] GICv3: CPU10: found redistributor 10202 region 0:0x000000004d380000 [ 0.636718] CPU10: using LPI pending table @0x0000042eec2a0000 [ 0.636863] CPU10: Booted secondary processor 0x0000010202 [0x410fd082] [ 0.688985] Detected PIPT I-cache on CPU11 [ 0.688992] GICv3: CPU11: found redistributor 10203 region 0:0x000000004d3c0000 [ 0.689059] CPU11: using LPI pending table @0x0000042eec2b0000 [ 0.689205] CPU11: Booted secondary processor 0x0000010203 [0x410fd082] [ 0.741326] Detected PIPT I-cache on CPU12 [ 0.741335] GICv3: CPU12: found redistributor 10300 region 0:0x000000004d400000 [ 0.741402] CPU12: using LPI pending table @0x0000042eec2d0000 [ 0.741548] CPU12: Booted secondary processor 0x0000010300 [0x410fd082] [ 0.793666] Detected PIPT I-cache on CPU13 [ 0.793674] GICv3: CPU13: found redistributor 10301 region 0:0x000000004d440000 [ 0.793741] CPU13: using LPI pending table @0x0000042eec320000 [ 0.793886] CPU13: Booted secondary processor 0x0000010301 [0x410fd082] [ 0.846006] Detected PIPT I-cache on CPU14 [ 0.846014] GICv3: CPU14: found redistributor 10302 region 0:0x000000004d480000 [ 0.846080] CPU14: using LPI pending table @0x0000042eec340000 [ 0.846227] CPU14: Booted secondary processor 0x0000010302 [0x410fd082] [ 0.898346] Detected PIPT I-cache on CPU15 [ 0.898354] GICv3: CPU15: found redistributor 10303 region 0:0x000000004d4c0000 [ 0.898420] CPU15: using LPI pending table @0x0000042eec360000 [ 0.898565] CPU15: Booted secondary processor 0x0000010303 [0x410fd082] [ 0.950344] Detected PIPT I-cache on CPU16 [ 0.950356] GICv3: CPU16: found redistributor 30000 region 1:0x000000006d100000 [ 0.950426] CPU16: using LPI pending table @0x0000042eec3b0000 [ 0.950618] CPU16: Booted secondary processor 0x0000030000 [0x410fd082] [ 1.002682] Detected PIPT I-cache on CPU17 [ 1.002691] GICv3: CPU17: found redistributor 30001 region 1:0x000000006d140000 [ 1.002762] CPU17: using LPI pending table @0x0000042eec3c0000 [ 1.002953] CPU17: Booted secondary processor 0x0000030001 [0x410fd082] [ 1.055022] Detected PIPT I-cache on CPU18 [ 1.055031] GICv3: CPU18: found redistributor 30002 region 1:0x000000006d180000 [ 1.055105] CPU18: using LPI pending table @0x0000042eec3e0000 [ 1.055295] CPU18: Booted secondary processor 0x0000030002 [0x410fd082] [ 1.107362] Detected PIPT I-cache on CPU19 [ 1.107371] GICv3: CPU19: found redistributor 30003 region 1:0x000000006d1c0000 [ 1.107443] CPU19: using LPI pending table @0x0000042eebc40000 [ 1.107636] CPU19: Booted secondary processor 0x0000030003 [0x410fd082] [ 1.159707] Detected PIPT I-cache on CPU20 [ 1.159719] GICv3: CPU20: found redistributor 30100 region 1:0x000000006d200000 [ 1.159790] CPU20: using LPI pending table @0x0000042eebc50000 [ 1.159983] CPU20: Booted secondary processor 0x0000030100 [0x410fd082] [ 1.212043] Detected PIPT I-cache on CPU21 [ 1.212053] GICv3: CPU21: found redistributor 30101 region 1:0x000000006d240000 [ 1.212123] CPU21: using LPI pending table @0x0000042eebc70000 [ 1.212313] CPU21: Booted secondary processor 0x0000030101 [0x410fd082] [ 1.264384] Detected PIPT I-cache on CPU22 [ 1.264394] GICv3: CPU22: found redistributor 30102 region 1:0x000000006d280000 [ 1.264464] CPU22: using LPI pending table @0x0000042eebcc0000 [ 1.264653] CPU22: Booted secondary processor 0x0000030102 [0x410fd082] [ 1.316724] Detected PIPT I-cache on CPU23 [ 1.316734] GICv3: CPU23: found redistributor 30103 region 1:0x000000006d2c0000 [ 1.316804] CPU23: using LPI pending table @0x0000042eebce0000 [ 1.316994] CPU23: Booted secondary processor 0x0000030103 [0x410fd082] [ 1.369067] Detected PIPT I-cache on CPU24 [ 1.369080] GICv3: CPU24: found redistributor 30200 region 1:0x000000006d300000 [ 1.369151] CPU24: using LPI pending table @0x0000042eebcf0000 [ 1.369348] CPU24: Booted secondary processor 0x0000030200 [0x410fd082] [ 1.421405] Detected PIPT I-cache on CPU25 [ 1.421415] GICv3: CPU25: found redistributor 30201 region 1:0x000000006d340000 [ 1.421486] CPU25: using LPI pending table @0x0000042eebd50000 [ 1.421677] CPU25: Booted secondary processor 0x0000030201 [0x410fd082] [ 1.473745] Detected PIPT I-cache on CPU26 [ 1.473755] GICv3: CPU26: found redistributor 30202 region 1:0x000000006d380000 [ 1.473826] CPU26: using LPI pending table @0x0000042eebd60000 [ 1.474018] CPU26: Booted secondary processor 0x0000030202 [0x410fd082] [ 1.526085] Detected PIPT I-cache on CPU27 [ 1.526097] GICv3: CPU27: found redistributor 30203 region 1:0x000000006d3c0000 [ 1.526169] CPU27: using LPI pending table @0x0000042eebd80000 [ 1.526359] CPU27: Booted secondary processor 0x0000030203 [0x410fd082] [ 1.578429] Detected PIPT I-cache on CPU28 [ 1.578442] GICv3: CPU28: found redistributor 30300 region 1:0x000000006d400000 [ 1.578514] CPU28: using LPI pending table @0x0000042eebde0000 [ 1.578710] CPU28: Booted secondary processor 0x0000030300 [0x410fd082] [ 1.630766] Detected PIPT I-cache on CPU29 [ 1.630776] GICv3: CPU29: found redistributor 30301 region 1:0x000000006d440000 [ 1.630846] CPU29: using LPI pending table @0x0000042eebdf0000 [ 1.631037] CPU29: Booted secondary processor 0x0000030301 [0x410fd082] [ 1.683107] Detected PIPT I-cache on CPU30 [ 1.683117] GICv3: CPU30: found redistributor 30302 region 1:0x000000006d480000 [ 1.683187] CPU30: using LPI pending table @0x0000042eebe10000 [ 1.683377] CPU30: Booted secondary processor 0x0000030302 [0x410fd082] [ 1.735448] Detected PIPT I-cache on CPU31 [ 1.735458] GICv3: CPU31: found redistributor 30303 region 1:0x000000006d4c0000 [ 1.735528] CPU31: using LPI pending table @0x0000042eebe60000 [ 1.735719] CPU31: Booted secondary processor 0x0000030303 [0x410fd082] [ 1.787476] Detected PIPT I-cache on CPU32 [ 1.787516] GICv3: CPU32: found redistributor 50000 region 2:0x000004004d100000 [ 1.787559] CPU32: using LPI pending table @0x0000042eebe70000 [ 1.787799] CPU32: Booted secondary processor 0x0000050000 [0x410fd082] [ 1.839794] Detected PIPT I-cache on CPU33 [ 1.839819] GICv3: CPU33: found redistributor 50001 region 2:0x000004004d140000 [ 1.839855] CPU33: using LPI pending table @0x0000042eebe90000 [ 1.840037] CPU33: Booted secondary processor 0x0000050001 [0x410fd082] [ 1.892135] Detected PIPT I-cache on CPU34 [ 1.892159] GICv3: CPU34: found redistributor 50002 region 2:0x000004004d180000 [ 1.892196] CPU34: using LPI pending table @0x0000042eebef0000 [ 1.892374] CPU34: Booted secondary processor 0x0000050002 [0x410fd082] [ 1.944475] Detected PIPT I-cache on CPU35 [ 1.944499] GICv3: CPU35: found redistributor 50003 region 2:0x000004004d1c0000 [ 1.944536] CPU35: using LPI pending table @0x0000042eebf00000 [ 1.944716] CPU35: Booted secondary processor 0x0000050003 [0x410fd082] [ 1.996817] Detected PIPT I-cache on CPU36 [ 1.996842] GICv3: CPU36: found redistributor 50100 region 2:0x000004004d200000 [ 1.996879] CPU36: using LPI pending table @0x0000042eebf20000 [ 1.997062] CPU36: Booted secondary processor 0x0000050100 [0x410fd082] [ 2.049157] Detected PIPT I-cache on CPU37 [ 2.049181] GICv3: CPU37: found redistributor 50101 region 2:0x000004004d240000 [ 2.049219] CPU37: using LPI pending table @0x0000042eebf70000 [ 2.049400] CPU37: Booted secondary processor 0x0000050101 [0x410fd082] [ 2.101497] Detected PIPT I-cache on CPU38 [ 2.101521] GICv3: CPU38: found redistributor 50102 region 2:0x000004004d280000 [ 2.101557] CPU38: using LPI pending table @0x0000042eebf80000 [ 2.101737] CPU38: Booted secondary processor 0x0000050102 [0x410fd082] [ 2.153837] Detected PIPT I-cache on CPU39 [ 2.153861] GICv3: CPU39: found redistributor 50103 region 2:0x000004004d2c0000 [ 2.153897] CPU39: using LPI pending table @0x0000042eebfb0000 [ 2.154078] CPU39: Booted secondary processor 0x0000050103 [0x410fd082] [ 2.206179] Detected PIPT I-cache on CPU40 [ 2.206205] GICv3: CPU40: found redistributor 50200 region 2:0x000004004d300000 [ 2.206244] CPU40: using LPI pending table @0x0000042eeb800000 [ 2.206432] CPU40: Booted secondary processor 0x0000050200 [0x410fd082] [ 2.258517] Detected PIPT I-cache on CPU41 [ 2.258542] GICv3: CPU41: found redistributor 50201 region 2:0x000004004d340000 [ 2.258578] CPU41: using LPI pending table @0x0000042eeb810000 [ 2.258759] CPU41: Booted secondary processor 0x0000050201 [0x410fd082] [ 2.310858] Detected PIPT I-cache on CPU42 [ 2.310882] GICv3: CPU42: found redistributor 50202 region 2:0x000004004d380000 [ 2.310920] CPU42: using LPI pending table @0x0000042eeb830000 [ 2.311099] CPU42: Booted secondary processor 0x0000050202 [0x410fd082] [ 2.363199] Detected PIPT I-cache on CPU43 [ 2.363223] GICv3: CPU43: found redistributor 50203 region 2:0x000004004d3c0000 [ 2.363261] CPU43: using LPI pending table @0x0000042eeb880000 [ 2.363441] CPU43: Booted secondary processor 0x0000050203 [0x410fd082] [ 2.415541] Detected PIPT I-cache on CPU44 [ 2.415567] GICv3: CPU44: found redistributor 50300 region 2:0x000004004d400000 [ 2.415604] CPU44: using LPI pending table @0x0000042eeb890000 [ 2.415787] CPU44: Booted secondary processor 0x0000050300 [0x410fd082] [ 2.467880] Detected PIPT I-cache on CPU45 [ 2.467904] GICv3: CPU45: found redistributor 50301 region 2:0x000004004d440000 [ 2.467941] CPU45: using LPI pending table @0x0000042eeb8c0000 [ 2.468120] CPU45: Booted secondary processor 0x0000050301 [0x410fd082] [ 2.520220] Detected PIPT I-cache on CPU46 [ 2.520244] GICv3: CPU46: found redistributor 50302 region 2:0x000004004d480000 [ 2.520280] CPU46: using LPI pending table @0x0000042eeb910000 [ 2.520462] CPU46: Booted secondary processor 0x0000050302 [0x410fd082] [ 2.572560] Detected PIPT I-cache on CPU47 [ 2.572585] GICv3: CPU47: found redistributor 50303 region 2:0x000004004d4c0000 [ 2.572622] CPU47: using LPI pending table @0x0000042eeb920000 [ 2.572802] CPU47: Booted secondary processor 0x0000050303 [0x410fd082] [ 2.624558] Detected PIPT I-cache on CPU48 [ 2.624589] GICv3: CPU48: found redistributor 70000 region 3:0x000004006d100000 [ 2.624616] CPU48: using LPI pending table @0x0000042eeb940000 [ 2.624764] CPU48: Booted secondary processor 0x0000070000 [0x410fd082] [ 2.676896] Detected PIPT I-cache on CPU49 [ 2.676923] GICv3: CPU49: found redistributor 70001 region 3:0x000004006d140000 [ 2.676950] CPU49: using LPI pending table @0x0000042eeb990000 [ 2.677094] CPU49: Booted secondary processor 0x0000070001 [0x410fd082] [ 2.729236] Detected PIPT I-cache on CPU50 [ 2.729263] GICv3: CPU50: found redistributor 70002 region 3:0x000004006d180000 [ 2.729289] CPU50: using LPI pending table @0x0000042eeb9b0000 [ 2.729433] CPU50: Booted secondary processor 0x0000070002 [0x410fd082] [ 2.781576] Detected PIPT I-cache on CPU51 [ 2.781603] GICv3: CPU51: found redistributor 70003 region 3:0x000004006d1c0000 [ 2.781631] CPU51: using LPI pending table @0x0000042eeb9d0000 [ 2.781775] CPU51: Booted secondary processor 0x0000070003 [0x410fd082] [ 2.833921] Detected PIPT I-cache on CPU52 [ 2.833951] GICv3: CPU52: found redistributor 70100 region 3:0x000004006d200000 [ 2.833978] CPU52: using LPI pending table @0x0000042eeba20000 [ 2.834125] CPU52: Booted secondary processor 0x0000070100 [0x410fd082] [ 2.886258] Detected PIPT I-cache on CPU53 [ 2.886286] GICv3: CPU53: found redistributor 70101 region 3:0x000004006d240000 [ 2.886312] CPU53: using LPI pending table @0x0000042eeba30000 [ 2.886454] CPU53: Booted secondary processor 0x0000070101 [0x410fd082] [ 2.938599] Detected PIPT I-cache on CPU54 [ 2.938626] GICv3: CPU54: found redistributor 70102 region 3:0x000004006d280000 [ 2.938652] CPU54: using LPI pending table @0x0000042eeba50000 [ 2.938797] CPU54: Booted secondary processor 0x0000070102 [0x410fd082] [ 2.990938] Detected PIPT I-cache on CPU55 [ 2.990965] GICv3: CPU55: found redistributor 70103 region 3:0x000004006d2c0000 [ 2.990992] CPU55: using LPI pending table @0x0000042eebab0000 [ 2.991135] CPU55: Booted secondary processor 0x0000070103 [0x410fd082] [ 3.043282] Detected PIPT I-cache on CPU56 [ 3.043312] GICv3: CPU56: found redistributor 70200 region 3:0x000004006d300000 [ 3.043339] CPU56: using LPI pending table @0x0000042eebac0000 [ 3.043489] CPU56: Booted secondary processor 0x0000070200 [0x410fd082] [ 3.095619] Detected PIPT I-cache on CPU57 [ 3.095647] GICv3: CPU57: found redistributor 70201 region 3:0x000004006d340000 [ 3.095675] CPU57: using LPI pending table @0x0000042eebae0000 [ 3.095819] CPU57: Booted secondary processor 0x0000070201 [0x410fd082] [ 3.147960] Detected PIPT I-cache on CPU58 [ 3.147988] GICv3: CPU58: found redistributor 70202 region 3:0x000004006d380000 [ 3.148015] CPU58: using LPI pending table @0x0000042eebb30000 [ 3.148158] CPU58: Booted secondary processor 0x0000070202 [0x410fd082] [ 3.200300] Detected PIPT I-cache on CPU59 [ 3.200328] GICv3: CPU59: found redistributor 70203 region 3:0x000004006d3c0000 [ 3.200355] CPU59: using LPI pending table @0x0000042eebb50000 [ 3.200498] CPU59: Booted secondary processor 0x0000070203 [0x410fd082] [ 3.252643] Detected PIPT I-cache on CPU60 [ 3.252673] GICv3: CPU60: found redistributor 70300 region 3:0x000004006d400000 [ 3.252700] CPU60: using LPI pending table @0x0000042eebb60000 [ 3.252849] CPU60: Booted secondary processor 0x0000070300 [0x410fd082] [ 3.304981] Detected PIPT I-cache on CPU61 [ 3.305009] GICv3: CPU61: found redistributor 70301 region 3:0x000004006d440000 [ 3.305036] CPU61: using LPI pending table @0x0000042eebbc0000 [ 3.305179] CPU61: Booted secondary processor 0x0000070301 [0x410fd082] [ 3.357321] Detected PIPT I-cache on CPU62 [ 3.357349] GICv3: CPU62: found redistributor 70302 region 3:0x000004006d480000 [ 3.357375] CPU62: using LPI pending table @0x0000042eebbd0000 [ 3.357518] CPU62: Booted secondary processor 0x0000070302 [0x410fd082] [ 3.409662] Detected PIPT I-cache on CPU63 [ 3.409690] GICv3: CPU63: found redistributor 70303 region 3:0x000004006d4c0000 [ 3.409717] CPU63: using LPI pending table @0x0000042eebbf0000 [ 3.409861] CPU63: Booted secondary processor 0x0000070303 [0x410fd082] [ 3.409933] smp: Brought up 1 node, 64 CPUs [ 3.410475] SMP: Total of 64 processors activated. [ 3.410479] CPU features: detected: GIC system register CPU interface [ 3.410483] CPU features: detected: 32-bit EL0 Support [ 3.411973] CPU: All CPU(s) started at EL2 [ 3.412098] alternatives: patching kernel code [ 3.413292] devtmpfs: initialized [ 3.415650] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns [ 3.415833] futex hash table entries: 16384 (order: 8, 1048576 bytes) [ 3.417145] pinctrl core: initialized pinctrl subsystem [ 3.417663] SMBIOS 3.0.0 present. [ 3.417672] DMI: Huawei TaiShan 2280 /D05, BIOS Hisilicon D05 UEFI 16.12 Release 05/15/2017 [ 3.417960] NET: Registered protocol family 16 [ 3.418881] audit: initializing netlink subsys (disabled) [ 3.418995] audit: type=2000 audit(1.632:1): state=initialized audit_enabled=0 res=1 [ 3.419650] cpuidle: using governor menu [ 3.419863] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers. [ 3.421026] DMA: preallocated 256 KiB pool for atomic allocations [ 3.421388] Serial: AMBA PL011 UART driver [ 3.431775] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages [ 3.432028] cryptd: max_cpu_qlen set to 1000 [ 3.432448] ACPI: Interpreter disabled. [ 3.432755] vgaarb: loaded [ 3.432913] SCSI subsystem initialized [ 3.433116] usbcore: registered new interface driver usbfs [ 3.433138] usbcore: registered new interface driver hub [ 3.433175] usbcore: registered new device driver usb [ 3.433416] pps_core: LinuxPPS API ver. 1 registered [ 3.433420] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti [ 3.433433] PTP clock support registered [ 3.433480] EDAC MC: Ver: 3.0.0 [ 3.433716] Registered efivars operations [ 3.433952] Advanced Linux Sound Architecture Driver Initialized. [ 3.434358] clocksource: Switched to clocksource arch_sys_counter [ 3.434427] VFS: Disk quotas dquot_6.6.0 [ 3.434453] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes) [ 3.434531] pnp: PnP ACPI: disabled [ 3.436928] NET: Registered protocol family 2 [ 3.438252] IP idents hash table entries: 262144 (order: 9, 2097152 bytes) [ 3.440856] tcp_listen_portaddr_hash hash table entries: 65536 (order: 8, 1048576 bytes) [ 3.441626] TCP established hash table entries: 524288 (order: 10, 4194304 bytes) [ 3.442977] TCP bind hash table entries: 65536 (order: 8, 1048576 bytes) [ 3.443688] TCP: Hash tables configured (established 524288 bind 65536) [ 3.444128] UDP hash table entries: 65536 (order: 9, 2097152 bytes) [ 3.444947] UDP-Lite hash table entries: 65536 (order: 9, 2097152 bytes) [ 3.445702] NET: Registered protocol family 1 [ 3.445910] RPC: Registered named UNIX socket transport module. [ 3.445914] RPC: Registered udp transport module. [ 3.445918] RPC: Registered tcp transport module. [ 3.445921] RPC: Registered tcp NFSv4.1 backchannel transport module. [ 3.445973] Unpacking initramfs... [ 3.735883] Freeing initrd memory: 14832K [ 3.739108] hw perfevents: enabled with armv8_cortex_a72 PMU driver, 7 counters available [ 3.739421] kvm [1]: 8-bit VMID [ 3.740015] kvm [1]: GICv4 support disabled [ 3.740020] kvm [1]: vgic-v2@fe020000 [ 3.740047] kvm [1]: GIC system register CPU interface enabled [ 3.740852] kvm [1]: vgic interrupt IRQ1 [ 3.741599] kvm [1]: Hyp mode initialized successfully [ 3.744796] Initialise system trusted keyrings [ 3.744882] workingset: timestamp_bits=44 max_order=26 bucket_order=0 [ 3.747558] squashfs: version 4.0 (2009/01/31) Phillip Lougher [ 3.747869] NFS: Registering the id_resolver key type [ 3.747883] Key type id_resolver registered [ 3.747886] Key type id_legacy registered [ 3.747893] nfs4filelayout_init: NFSv4 File Layout Driver Registering... [ 3.747897] nfs4flexfilelayout_init: NFSv4 Flexfile Layout Driver Registering... [ 3.747955] 9p: Installing v9fs 9p2000 file system support [ 3.750130] Key type asymmetric registered [ 3.750135] Asymmetric key parser 'x509' registered [ 3.750158] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 244) [ 3.750163] io scheduler noop registered [ 3.750168] io scheduler deadline registered [ 3.750218] io scheduler cfq registered (default) [ 3.750222] io scheduler mq-deadline registered [ 3.750226] io scheduler kyber registered [ 3.752882] hisi-lpc a01b0000.isa: registered range [0x0000000000ffbfff - 0x0000000000ffffff] [ 3.755498] hisi-pcie-almost-ecam af800000.pcie: host bridge /soc/pcie@a00a0000 ranges: [ 3.755509] hisi-pcie-almost-ecam af800000.pcie: MEM 0xa8000000..0xaf7effff -> 0xa8000000 [ 3.755519] hisi-pcie-almost-ecam af800000.pcie: IO 0xaf7f0000..0xaf7fffff -> 0x00000000 [ 3.755724] hisi-pcie-almost-ecam af800000.pcie: ECAM at [mem 0xaf800000-0xafffffff] for [bus f8-ff] [ 3.755774] hisi-pcie-almost-ecam af800000.pcie: PCI host bridge to bus 0000:f8 [ 3.755780] pci_bus 0000:f8: root bus resource [bus f8-ff] [ 3.755787] pci_bus 0000:f8: root bus resource [mem 0xa8000000-0xaf7effff] [ 3.755791] pci_bus 0000:f8: root bus resource [io 0x0000-0xffff] [ 3.755813] pci_bus 0000:f8: 2-byte config write to 0000:f8:00.0 offset 0x4 may corrupt adjacent RW1C bits [ 3.756450] pci 0000:f8:00.0: bridge configuration invalid ([bus 81-81]), reconfiguring [ 3.808179] pci 0000:f8:00.0: BAR 0: assigned [mem 0xa8000000-0xa800ffff] [ 3.808186] pci 0000:f8:00.0: PCI bridge to [bus f9] [ 3.808199] pci 0000:f8:00.0: Max Payload Size set to 512/ 512 (was 128), Max Read Rq 512 [ 3.808544] EINJ: ACPI disabled. [ 3.811970] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled [ 3.812687] SuperH (H)SCI(F) driver initialized [ 3.812815] msm_serial: driver initialized [ 3.813033] arm-smmu-v3 d0040000.smmu_alg: option hisilicon,broken-prefetch-cmd [ 3.813115] arm-smmu-v3 d0040000.smmu_alg: ias 44-bit, oas 44-bit (features 0x00000f0d) [ 3.816777] arm-smmu-v3 8d0040000.smmu_alg: option hisilicon,broken-prefetch-cmd [ 3.816870] arm-smmu-v3 8d0040000.smmu_alg: ias 44-bit, oas 44-bit (features 0x00000f0d) [ 3.820368] arm-smmu-v3 400d0040000.smmu_alg: option hisilicon,broken-prefetch-cmd [ 3.820459] arm-smmu-v3 400d0040000.smmu_alg: ias 44-bit, oas 44-bit (features 0x00000f0d) [ 3.823948] arm-smmu-v3 408d0040000.smmu_alg: option hisilicon,broken-prefetch-cmd [ 3.824036] arm-smmu-v3 408d0040000.smmu_alg: ias 44-bit, oas 44-bit (features 0x00000f0d) [ 3.843456] loop: module loaded [ 3.860514] scsi host0: hisi_sas_v2_hw [ 4.490996] hisi_sas_v2_hw a2000000.sas: phyup: phy0 link_rate=11 [ 4.491014] hisi_sas_v2_hw a2000000.sas: phyup: phy1 link_rate=11 [ 4.491252] hisi_sas_v2_hw a2000000.sas: dev[0:2] found [ 4.494503] hisi_sas_v2_hw a2000000.sas: dev[2:5] found [ 4.495994] hisi_sas_v2_hw a2000000.sas: phyup: phy2 link_rate=11 [ 4.496006] hisi_sas_v2_hw a2000000.sas: phyup: phy3 link_rate=11 [ 4.496016] hisi_sas_v2_hw a2000000.sas: phyup: phy4 link_rate=11 [ 4.496026] hisi_sas_v2_hw a2000000.sas: phyup: phy5 link_rate=11 [ 4.496038] hisi_sas_v2_hw a2000000.sas: phyup: phy6 link_rate=11 [ 4.496048] hisi_sas_v2_hw a2000000.sas: phyup: phy7 link_rate=11 [ 4.497150] hisi_sas_v2_hw a2000000.sas: dev[4:5] found [ 4.499607] hisi_sas_v2_hw a2000000.sas: dev[1:1] found [ 4.780021] ata1.00: ATA-8: MG04ACA400N, FJ3J, max UDMA/100 [ 4.780028] ata1.00: 7814037168 sectors, multi 16: LBA48 NCQ (depth 32) [ 4.782630] ata1.00: configured for UDMA/100 [ 4.797203] ata2.00: ATA-8: MG04ACA400N, FJ3J, max UDMA/100 [ 4.797218] ata2.00: 7814037168 sectors, multi 16: LBA48 NCQ (depth 32) [ 4.799859] ata2.00: configured for UDMA/100 [ 4.803715] scsi 0:0:0:0: Direct-Access ATA MG04ACA400N FJ3J PQ: 0 ANSI: 5 [ 4.803947] sd 0:0:0:0: [sda] 7814037168 512-byte logical blocks: (4.00 TB/3.64 TiB) [ 4.803966] sd 0:0:0:0: [sda] Write Protect is off [ 4.803984] sd 0:0:0:0: [sda] Write cache: enabled, read cache: enabled, doesn't support DPO or FUA [ 4.804917] scsi 0:0:1:0: Direct-Access ATA MG04ACA400N FJ3J PQ: 0 ANSI: 5 [ 4.805117] sd 0:0:1:0: [sdb] 7814037168 512-byte logical blocks: (4.00 TB/3.64 TiB) [ 4.805134] sd 0:0:1:0: [sdb] Write Protect is off [ 4.805151] sd 0:0:1:0: [sdb] Write cache: enabled, read cache: enabled, doesn't support DPO or FUA [ 4.806468] scsi 0:0:2:0: Enclosure 12G SAS Expander RevB PQ: 0 ANSI: 6 [ 4.806571] scsi 0:0:2:0: Power-on or device reset occurred [ 5.003902] tun: Universal TUN/TAP device driver, 1.6 [ 5.004194] thunder_xcv, ver 1.0 [ 5.004216] thunder_bgx, ver 1.0 [ 5.004233] nicpf, ver 1.0 [ 5.021302] sd 0:0:1:0: [sdb] Attached SCSI disk [ 5.028887] sda: sda1 sda2 sda3 [ 5.029829] sd 0:0:0:0: [sda] Attached SCSI disk [ 5.362973] mdio_bus Mii-603c0000.mdio: MDIO reset fail [ 6.170666] hns-nic soc:ethernet@4: No valid mac, use random mac 7a:0a:67:58:1b:e4 [ 6.247353] hns-nic soc:ethernet@5: No valid mac, use random mac 0a:cd:51:10:f6:e8 [ 6.323335] hns-nic soc:ethernet@0: No valid mac, use random mac e2:77:60:be:49:23 [ 6.329502] hns-nic soc:ethernet@1: No valid mac, use random mac 76:8a:57:e3:c6:bf [ 6.335726] e1000e: Intel(R) PRO/1000 Network Driver - 3.2.6-k [ 6.335734] e1000e: Copyright(c) 1999 - 2015 Intel Corporation. [ 6.335766] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.4.0-k [ 6.335770] igb: Copyright (c) 2007-2014 Intel Corporation. [ 6.335792] igbvf: Intel(R) Gigabit Virtual Function Network Driver - version 2.4.0-k [ 6.335796] igbvf: Copyright (c) 2009 - 2012 Intel Corporation. [ 6.335983] sky2: driver version 1.30 [ 6.336237] VFIO - User Level meta-driver version: 0.3 [ 6.336714] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver [ 6.336719] ehci-pci: EHCI PCI platform driver [ 6.336734] ehci-platform: EHCI generic platform driver [ 6.336830] ehci-platform a7020000.ehci: EHCI Host Controller [ 6.336841] ehci-platform a7020000.ehci: new USB bus registered, assigned bus number 1 [ 6.337050] ehci-platform a7020000.ehci: irq 339, io mem 0xa7020000 [ 6.350349] ehci-platform a7020000.ehci: USB 2.0 started, EHCI 1.00 [ 6.350552] hub 1-0:1.0: USB hub found [ 6.350563] hub 1-0:1.0: 2 ports detected [ 6.350741] ehci-orion: EHCI orion driver [ 6.350786] ehci-exynos: EHCI EXYNOS driver [ 6.350817] ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver [ 6.350832] ohci-pci: OHCI PCI platform driver [ 6.350853] ohci-platform: OHCI generic platform driver [ 6.350921] ohci-platform a7030000.ohci: Generic Platform OHCI controller [ 6.350930] ohci-platform a7030000.ohci: new USB bus registered, assigned bus number 2 [ 6.351024] ohci-platform a7030000.ohci: irq 340, io mem 0xa7030000 [ 6.414538] hub 2-0:1.0: USB hub found [ 6.414551] hub 2-0:1.0: 2 ports detected [ 6.414694] ohci-exynos: OHCI EXYNOS driver [ 6.414863] usbcore: registered new interface driver usb-storage [ 6.478871] i2c /dev entries driver [ 6.480292] sdhci: Secure Digital Host Controller Interface driver [ 6.480297] sdhci: Copyright(c) Pierre Ossman [ 6.480397] Synopsys Designware Multimedia Card Interface Driver [ 6.480684] sdhci-pltfm: SDHCI platform and OF driver helper [ 6.482041] ledtrig-cpu: registered to indicate activity on CPUs [ 6.482523] usbcore: registered new interface driver usbhid [ 6.482528] usbhid: USB HID core driver [ 6.483532] NET: Registered protocol family 17 [ 6.483607] 9pnet: Installing 9P2000 support [ 6.483638] Key type dns_resolver registered [ 6.483856] registered taskstats version 1 [ 6.483861] Loading compiled-in X.509 certificates [ 6.484061] 602b0000.uart: ttyAMA0 at MMIO 0x602b0000 (irq = 341, base_baud = 0) is a SBSA [ 6.606346] usb 1-1: new high-speed USB device number 2 using ehci-platform [ 6.609808] console [ttyAMA0] enabled [ 6.813238] hub 1-1:1.0: USB hub found [ 6.818011] hctosys: unable to open rtc device (rtc0) [ 6.821442] hub 1-1:1.0: 4 ports detected [ 10.206342] usb 1-2: new high-speed USB device number 3 using ehci-platform [ 10.366843] hub 1-2:1.0: USB hub found [ 10.370689] hub 1-2:1.0: 4 ports detected [ 10.662351] usb 1-2.1: new full-speed USB device number 4 using ehci-platform [ 10.778868] input: Keyboard/Mouse KVM 1.1.0 as /devices/platform/soc/a7020000.ehci/usb1/1-2/1-2.1/1-2.1:1.0/0003:12D1:0003.0001/input/input0 [ 10.850546] hid-generic 0003:12D1:0003.0001: input: USB HID v1.10 Keyboard [Keyboard/Mouse KVM 1.1.0] on usb-a7020000.ehci-2.1/input0 [ 10.863429] input: Keyboard/Mouse KVM 1.1.0 as /devices/platform/soc/a7020000.ehci/usb1/1-2/1-2.1/1-2.1:1.1/0003:12D1:0003.0002/input/input1 [ 10.876067] hid-generic 0003:12D1:0003.0002: input: USB HID v1.10 Mouse [Keyboard/Mouse KVM 1.1.0] on usb-a7020000.ehci-2.1/input1 [ 11.094503] hns-nic soc:ethernet@4 eth0: link up [ 11.118350] Sending DHCP requests .., OK [ 14.138304] IP-Config: Got DHCP answer from 192.168.201.1, my address is 192.168.201.164 [ 14.146391] IP-Config: Complete: [ 14.149609] device=eth0, hwaddr=7a:0a:67:58:1b:e4, ipaddr=192.168.201.164, mask=255.255.255.0, gw=192.168.201.1 [ 14.160123] host=192.168.201.164, domain=lava-rack, nis-domain=(none) [ 14.166990] bootserver=192.168.201.1, rootserver=192.168.201.1, rootpath= [ 14.166991] nameserver0=192.168.201.1 [ 14.178360] ALSA device list: [ 14.181316] No soundcards found. [ 14.185603] Freeing unused kernel memory: 1280K [ 14.190365] Run /init as init process Starting syslogd: OK Starting klogd: OK Running sysctl: OK Populating /dev using udev: [ 14.227978] udevd[2231]: starting version 3.2.9 [ 14.232794] random: udevd: uninitialized urandom read (16 bytes read) [ 14.239305] random: udevd: uninitialized urandom read (16 bytes read) [ 14.245753] random: udevd: uninitialized urandom read (16 bytes read) [ 14.253754] udevd[2231]: specified user 'tss' unknown [ 14.258824] udevd[2231]: specified group 'tss' unknown [ 14.264769] udevd[2232]: starting eudev-3.2.9 done Saving random seed: OK Starting network: ip: RTNETLINK answers: File exists FAIL Starting dropbear sshd: [ 14.680289] NET: Registered protocol family 10 [ 14.685853] Segment Routing with IPv6 OK /bin/sh: can't access tty; job control turned off / # / # # # / # export SHELL=/bin/sh export SHELL=/bin/sh / # . /lava-13070160/environment . /lava-13070160/environment / # /lava-13070160/bin/lava-test-runner /lava-13070160/0 /lava-13070160/bin/lava-test-runner /lava-13070160/0 + export 'TESTRUN_ID=0_dmesg' + cd /lava-13070[ 15.448898] 160/0/tests/0_dmesg + cat uuid + UUID=13070160_1.5.2.3.1 + set +x + KERNELCI_LAVA=y /bin/sh /opt/kernelci/dmesg.sh [ 15.467465] [ 15.483045] [ 15.499156] + set +x [ 15.507935] / # # export SHELL=/bin/sh # / # . /lava-13070160/environment export SHELL=/bin/sh / # . /lava-13070160/environment/lava-13070160/bin/lava-test-runner /lava-13070160/1 / # /lava-13070160/bin/lava-test-runner /lava-13070160/1 + export 'TESTRUN_ID=1_bootrr' + cd /lava-13[ 16.121111] 070160/1/tests/1_bootrr + cat uuid + UUID=13070160_1.5.2.3.5 + set +x + export 'PATH=/opt/bootrr/libexec/bootrr/helpers:/lava-[ 16.138669] 13070160/1/../bin:/sbin:/usr/sbin:/bin:/usr/bin' + cd /opt/bootrr/libexec/bootrr + sh helpers/bootr[ 16.154716] r-auto /lava-13070160/1/../bin/lava-test-case /lava-13070160/1/../[ 16.168230] bin/lava-test-case /lava-13070160/1/../bin/lava-test-case + set +x [ 16.182803] ���4F0