[Enter `^Ec?' for help] F0: 102B 0000 F3: 1001 0000 [0200] F3: 1001 0000 F7: 102D 0000 F1: 0000 0000 V0: 0000 0000 [0001] 00: 0007 8000 01: 0000 0000 BP: 0C00 0209 [0000] G0: 1182 0000 EC: 0000 0021 [4000] S7: 0000 0000 [0000] CC: 0000 0000 [0001] T0: 0000 0040 [010F] Jump to BL coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 bootblock starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception Backing address range [0x00000000:0x1000000000000) with new page table @0x0010d000 Mapping address range [0x00000000:0x200000000) as cacheable | read-write | secure | device Backing address range [0x00000000:0x8000000000) with new page table @0x0010e000 Mapping address range [0x00100000:0x00120000) as cacheable | read-write | secure | normal Backing address range [0x00000000:0x40000000) with new page table @0x0010f000 Backing address range [0x00000000:0x00200000) with new page table @0x00110000 Mapping address range [0x00200000:0x00300000) as cacheable | read-write | secure | normal Backing address range [0x00200000:0x00400000) with new page table @0x00111000 Mapping address range [0x00114000:0x00115000) as non-cacheable | read-write | secure | normal WDT: Last reset was cold boot SPI1(PAD0) initialized at 2873684 Hz SPI5(PAD0) initialized at 992727 Hz VBOOT: Loading verstage. SF: Detected 00 0000 with sector size 0x1000, total 0x800000 FMAP: Found "FLASH" version 1.1 at 0x20000. FMAP: base = 0x0 size = 0x800000 #areas = 25 FMAP: area COREBOOT found @ 21000 (4014080 bytes) CBFS: mcache @0x00107c00 built for 77 files, used 0x1104 of 0x1800 bytes CBFS: Found 'fallback/verstage' @0x75500 size 0xa1eb in mcache @0x00108150 read SPI 0x96554 0xa1eb: 4592 us, 9026 KB/s, 72.208 Mbps coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 verstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception FMAP: area RW_NVRAM found @ 57b000 (8192 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 Probing TPM: . done! TPM ready after 0 ms Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593bf581c Initialized TPM device CR50 revision 0 tlcl_send_startup: Startup return code is 0 TPM: setup succeeded src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1007 return code 0 src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1008 return code 0 VB2:secdata_kernel_check_v1() secdata_kernel: incomplete data (missing 27 bytes) src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1008 return code 0 out: cmd=0xd: 03 f0 0d 00 00 00 00 00 in-header: 03 07 00 00 08 00 00 00 in-data: aa e4 47 04 13 02 00 00 Chrome EC: UHEPI supported out: cmd=0xa4: 03 4c a4 00 00 00 0c 00 00 01 00 00 00 00 00 00 00 00 00 00 in-header: 03 ad 00 00 08 00 00 00 in-data: 00 20 20 08 00 00 00 00 Phase 1 FMAP: area GBB found @ 3f5000 (12032 bytes) VB2:vb2_check_recovery() Recovery reason from previous boot: 0x1b / 0x7 VB2:vb2_check_recovery() We have a recovery request: 0x1b / 0x7 Recovery requested (1009000e) TPM: Extending digest for VBOOT: boot mode into PCR 0 tlcl_extend: response is 0 TPM: Extending digest for VBOOT: GBB HWID into PCR 1 tlcl_extend: response is 0 CBFS: Found 'fallback/romstage' @0x80 size 0x2173b in mcache @0x00107c2c read SPI 0x210d4 0x2173b: 15136 us, 9052 KB/s, 72.416 Mbps BS: bootblock times (exec / console): total (unknown) / 148 ms coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 romstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception pmic_efuse_setting: Set efuses in 11 msecs pmwrap_interface_init: Select PMIF_VLD_RDY [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M00: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M01: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M02: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M03: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M04: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M05: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M06: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M07: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M08: 0xc9c [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M09: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M10: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M11: 0xc9c [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M12: 0xc9c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M01 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M02 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M03 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M04 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M05 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M06 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M07 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M08 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M09 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M10 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M11 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M12 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_bblpm_switch,193: M02 BBLPM SWITCH: 0x1c070caa [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M00: 0x1c070c92 [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M02: 0x1c070ca2 [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M07: 0x1c070c82 [SRCLKEN_RC]rc_dump_reg_info,132: SRCLKEN_RC_CFG:0x10 [SRCLKEN_RC]rc_dump_reg_info,133: RC_CENTRAL_CFG1:0x401425 [SRCLKEN_RC]rc_dump_reg_info,134: RC_CENTRAL_CFG2:0x1010 [SRCLKEN_RC]rc_dump_reg_info,135: RC_CENTRAL_CFG3:0x400f [SRCLKEN_RC]rc_dump_reg_info,136: RC_CENTRAL_CFG4:0x20000 [SRCLKEN_RC]rc_dump_reg_info,137: RC_DCXO_FPM_CFG:0x8 [SRCLKEN_RC]rc_dump_reg_info,138: SUBSYS_INTF_CFG:0x1041efb [SRCLKEN_RC]rc_dump_reg_info,139: RC_SPI_STA_0:0x40010698 [SRCLKEN_RC]rc_dump_reg_info,140: RC_PI_PO_STA:0xd15c3 [SRCLKEN_RC]rc_dump_reg_info,144: M00: 0x1c070c92 [SRCLKEN_RC]rc_dump_reg_info,144: M01: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M02: 0x1c070ca2 [SRCLKEN_RC]rc_dump_reg_info,144: M03: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M04: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M05: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M06: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M07: 0x1c070c82 [SRCLKEN_RC]rc_dump_reg_info,144: M08: 0xc8c [SRCLKEN_RC]rc_dump_reg_info,144: M09: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M10: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M11: 0xc8c [SRCLKEN_RC]rc_dump_reg_info,144: M12: 0xc8c [CLKBUF]dump_clkbuf_log,60: DCXO_CW00/09/12/13/15/19=0x624d 0x53f0 0x8100 0x4c 0xf0f 0x9248 [CLKBUF]dump_clkbuf_log,71: spi_con1/ldo_rf_op/ldo_bb_op/ldo_rf_en/ldo_bb_en=0x1 0x1 0x1 0x1 0x1 [CLKBUF]dump_clkbuf_log,74: clk buf vrfck_hv_en=0x0 [CLKBUF]dump_clkbuf_log,60: DCXO_CW00/09/12/13/15/19=0x4005 0x1f0 0x8100 0x4c 0xf0f 0x9248 [CLKBUF]dump_clkbuf_log,71: spi_con1/ldo_rf_op/ldo_bb_op/ldo_rf_en/ldo_bb_en=0x1 0x1 0x1 0x0 0x0 [CLKBUF]dump_clkbuf_log,74: clk buf vrfck_hv_en=0x0 [RTC]rtc_boot,324: PMIC_RG_SCK_TOP_CON0,0x50c:0x1 [RTC]rtc_boot,327: PMIC_RG_SCK_TOP_CON0,0x50c:0x1 [RTC]rtc_enable_dcxo,68: con=0x486, osc32con=0xde70, sec=0x18 [RTC]rtc_check_state,173: con=486, pwrkey1=a357, pwrkey2=67d2 [RTC]rtc_osc_init,62: osc32con val = 0xde70 [RTC]rtc_eosc_cali,20: PMIC_RG_FQMTR_CKSEL=0x4a [RTC]rtc_get_frequency_meter,154: input=15, output=773 [RTC]rtc_get_frequency_meter,154: input=23, output=956 [RTC]rtc_get_frequency_meter,154: input=19, output=864 [RTC]rtc_get_frequency_meter,154: input=17, output=819 [RTC]rtc_get_frequency_meter,154: input=16, output=794 [RTC]rtc_osc_init,66: EOSC32 cali val = 0xde70 [RTC]rtc_boot_common,202: RTC_STATE_REBOOT [RTC]rtc_boot_common,220: irqsta=0, bbpu=81, con=486 [RTC]rtc_bbpu_power_on,298: rtc_write_trigger=1 [RTC]rtc_bbpu_power_on,300: done BBPU=0x81 ADC[4]: Raw value=902876 ID=7 ADC[3]: Raw value=213179 ID=1 RAM Code: 0x71 FMAP: area COREBOOT found @ 21000 (4014080 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 CBFS: Found 'sdram-lpddr4x-DISCRETE-2RANK-8GB-BYTE-MODE' @0x75280 size 0x8 in mcache @0x00108014 DRAM-K: ddr_type: DSC, config_dvfs: 1, ddr_geometry: 2CH_2RK_8GB_4_4_BYTE out: cmd=0xd: 03 f0 0d 00 00 00 00 00 in-header: 03 07 00 00 08 00 00 00 in-data: aa e4 47 04 13 02 00 00 Chrome EC: UHEPI supported out: cmd=0xa4: 03 4c a4 00 00 00 0c 00 00 01 00 00 00 00 00 00 00 00 00 00 in-header: 03 ed 00 00 08 00 00 00 in-data: 80 20 60 08 00 00 00 00 MRC: failed to locate region type 0. DRAM-K: Invalid data in flash (size: 0xffffffffffffffff, expected: 0xcf0) DRAM-K: Running full calibration DRAM-K: ddr_type: DSC, config_dvfs: 1, ddr_geometry: 2CH_2RK_8GB_4_4_BYTE header.status = 0x0 header.version = 0x6 (expected: 0x6) header.size = 0xd00 (expected: 0xd00) header.flags = 0x0 CBFS: Found 'fallback/dram' @0x51540 size 0x1c583 in mcache @0x00107e40 read SPI 0x72590 0x1c583: 12500 us, 9287 KB/s, 74.296 Mbps dram_init: MediaTek DRAM firmware version: 1.6.3, accepting param version 6 dram_init: ddr_geometry: 2 [EMI] MDL number = 2 [EMI] Get MDL freq = 0 dram_init: ddr_type: 0 is_discrete_lpddr4: 1 [Set_DRAM_Pinmux_Sel] DRAMPinmux = 0 [Bian_co] ETT version 0.0.0.1 dram_type 6, R0 cbt_mode 1, R1 cbt_mode 1 VENDOR=6 dramc_set_vcore_voltage set vcore to 650000 Read voltage for 800, 4 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 dram_init: config_dvfs: 1 [FAST_K] DramcSave_Time_For_Cal_Init SHU6, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 [SwImpedanceCal] DRVP=10, DRVN=17, ODTN=10 freq_region=0, Reg: DRVP=10, DRVN=17, ODTN=10 [SwImpedanceCal] DRVP=16, DRVN=24, ODTN=9 freq_region=1, Reg: DRVP=16, DRVN=24, ODTN=9 MEM_TYPE=3, freq_sel=18 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1600 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 800 CA_MCKIO = 800 MCKIO_SEMI = 0 PLL_FREQ = 3068 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1600,PCW = 0X7600 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 40 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 13 dramType 5, freq 800, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=1600, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (2,1) DQS_OE = (1,6) [EMI DOE] emi_dcm 0 [UpdateDFSTbltoDDR3200] Get Highest Freq is 1600 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 38 (7~69) winsize 63 [CA 1] Center 38 (7~69) winsize 63 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 35 (5~66) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (7~69),Diff = 5 PI (36 cell) CA1 delay=38 (7~69),Diff = 5 PI (36 cell) CA2 delay=35 (5~66),Diff = 2 PI (14 cell) CA3 delay=35 (5~66),Diff = 2 PI (14 cell) CA4 delay=34 (4~65),Diff = 1 PI (7 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 38 (7~69) winsize 63 [CA 1] Center 38 (7~69) winsize 63 [CA 2] Center 36 (6~67) winsize 62 [CA 3] Center 36 (5~67) winsize 63 [CA 4] Center 35 (4~66) winsize 63 [CA 5] Center 34 (4~65) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (7~69),Diff = 4 PI (28 cell) CA1 delay=38 (7~69),Diff = 4 PI (28 cell) CA2 delay=36 (6~66),Diff = 2 PI (14 cell) CA3 delay=35 (5~66),Diff = 1 PI (7 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 6 (0~38) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 31 => 31 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 0) (1 0) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 0) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (1 1) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 2323 3434 | 0 1 | (0 0) (1 1) 0 9 12 | B1->B0 | 2f2f 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 3434 2f2f | 1 0 | (1 1) (0 1) 0 10 8 | B1->B0 | 3131 2323 | 0 0 | (1 1) (0 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2323 2b2b | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 2d2d 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4040 4646 | 0 0 | (1 1) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 2) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 6) best DQS0 dly(MCK, UI, PI) = (0, 14, 2) best DQS1 dly(MCK, UI, PI) = (0, 14, 6) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 2) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 6) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=222, Bit 0, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 1, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 2, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 3, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 4, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 5, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 6, Center 109 (-2 ~ 221) 224 iDelay=222, Bit 7, Center 101 (-18 ~ 221) 240 iDelay=222, Bit 8, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 9, Center 69 (-34 ~ 173) 208 iDelay=222, Bit 10, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 11, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 12, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 13, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 14, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 15, Center 85 (-18 ~ 189) 208 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 90, DQM1 = 80 DQ Delay: DQ0 =85, DQ1 =93, DQ2 =85, DQ3 =85 DQ4 =85, DQ5 =77, DQ6 =109, DQ7 =101 DQ8 =77, DQ9 =69, DQ10 =77, DQ11 =77 DQ12 =77, DQ13 =85, DQ14 =93, DQ15 =85 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =582 (2 ,1, 38) DQ OEN =(1 ,6) Update DQM dly =582 (2 ,1, 38) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 6, minWin=27, winSum=442 TX Vref=24, minBit 11, minWin=26, winSum=444 TX Vref=26, minBit 8, minWin=27, winSum=446 TX Vref=28, minBit 10, minWin=27, winSum=454 TX Vref=30, minBit 6, minWin=28, winSum=455 TX Vref=32, minBit 12, minWin=27, winSum=451 [TxChooseVref] Worse bit 6, Min win 28, Win sum 455, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (2 ,1, 37) DQ OEN =(1 ,6) Update DQM dly =581 (2 ,1, 37) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH0 RK0 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -79 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Set Vref, RX VrefLevel [Byte0]: 76 [Byte1]: 76 Set Vref, RX VrefLevel [Byte0]: 77 [Byte1]: 77 Final RX Vref Byte 0 = 62 to rank0 Final RX Vref Byte 1 = 61 to rank0 Final RX Vref Byte 0 = 62 to rank1 Final RX Vref Byte 1 = 61 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 93, DQM1 = 82 DQ Delay: DQ0 =92, DQ1 =96, DQ2 =88, DQ3 =88 DQ4 =92, DQ5 =80, DQ6 =104, DQ7 =104 DQ8 =72, DQ9 =72, DQ10 =84, DQ11 =80 DQ12 =84, DQ13 =80, DQ14 =92, DQ15 =92 [DQSOSCAuto] RK0, (LSB)MR18= 0x3f3a, (MSB)MR19= 0x606, tDQSOscB0 = 395 ps tDQSOscB1 = 393 ps CH0 RK0: MR19=606, MR18=3F3A CH0_RK0: MR19=0x606, MR18=0x3F3A, DQSOSC=393, MR23=63, INC=95, DEC=63 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 32 => 32 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 1) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (0 0) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 2f2f 3434 | 0 0 | (0 0) (0 0) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 0 10 4 | B1->B0 | 3333 2f2f | 1 1 | (1 0) (0 0) 0 10 8 | B1->B0 | 2a2a 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2323 2b2b | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 3c3c 4646 | 1 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 6) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 8) best DQS0 dly(MCK, UI, PI) = (0, 14, 6) best DQS1 dly(MCK, UI, PI) = (0, 14, 8) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 6) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 8) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=222, Bit 0, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 1, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 2, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 3, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 4, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 5, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 6, Center 101 (-18 ~ 221) 240 iDelay=222, Bit 7, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 8, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 9, Center 69 (-34 ~ 173) 208 iDelay=222, Bit 10, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 11, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 12, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 13, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 14, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 15, Center 93 (-18 ~ 205) 224 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 88, DQM1 = 82 DQ Delay: DQ0 =85, DQ1 =93, DQ2 =85, DQ3 =77 DQ4 =93, DQ5 =77, DQ6 =101, DQ7 =93 DQ8 =77, DQ9 =69, DQ10 =77, DQ11 =77 DQ12 =77, DQ13 =93, DQ14 =93, DQ15 =93 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =583 (2 ,1, 39) DQ OEN =(1 ,6) Update DQM dly =583 (2 ,1, 39) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 3, minWin=27, winSum=446 TX Vref=24, minBit 8, minWin=27, winSum=449 TX Vref=26, minBit 8, minWin=27, winSum=451 TX Vref=28, minBit 8, minWin=27, winSum=455 TX Vref=30, minBit 8, minWin=27, winSum=456 TX Vref=32, minBit 4, minWin=28, winSum=458 [TxChooseVref] Worse bit 4, Min win 28, Win sum 458, Final Vref 32 Final TX Range 1 Vref 32 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =583 (2 ,1, 39) DQ OEN =(1 ,6) Update DQM dly =583 (2 ,1, 39) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH0 RK1 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -79 -> 252, step: 8 iDelay=209, Bit 0, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 1, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 2, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 3, Center 84 (-23 ~ 192) 216 iDelay=209, Bit 4, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 5, Center 80 (-31 ~ 192) 224 iDelay=209, Bit 6, Center 100 (-7 ~ 208) 216 iDelay=209, Bit 7, Center 100 (-7 ~ 208) 216 iDelay=209, Bit 8, Center 72 (-31 ~ 176) 208 iDelay=209, Bit 9, Center 68 (-39 ~ 176) 216 iDelay=209, Bit 10, Center 80 (-23 ~ 184) 208 iDelay=209, Bit 11, Center 80 (-23 ~ 184) 208 iDelay=209, Bit 12, Center 84 (-23 ~ 192) 216 iDelay=209, Bit 13, Center 84 (-23 ~ 192) 216 iDelay=209, Bit 14, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 15, Center 92 (-15 ~ 200) 216 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 90, DQM1 = 81 DQ Delay: DQ0 =88, DQ1 =92, DQ2 =88, DQ3 =84 DQ4 =92, DQ5 =80, DQ6 =100, DQ7 =100 DQ8 =72, DQ9 =68, DQ10 =80, DQ11 =80 DQ12 =84, DQ13 =84, DQ14 =92, DQ15 =92 [DQSOSCAuto] RK1, (LSB)MR18= 0x3f19, (MSB)MR19= 0x606, tDQSOscB0 = 403 ps tDQSOscB1 = 393 ps CH0 RK1: MR19=606, MR18=3F19 CH0_RK1: MR19=0x606, MR18=0x3F19, DQSOSC=393, MR23=63, INC=95, DEC=63 [RxdqsGatingPostProcess] freq 800 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 10, RK1: 10, Final_Datlat 10 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 35 (5~65) winsize 61 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 30 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 3 PI (21 cell) CA1 delay=36 (6~67),Diff = 3 PI (21 cell) CA2 delay=35 (5~65),Diff = 2 PI (14 cell) CA3 delay=34 (4~65),Diff = 1 PI (7 cell) CA4 delay=34 (4~65),Diff = 1 PI (7 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 4 (0~35) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 37 (6~68) winsize 63 [CA 1] Center 37 (6~68) winsize 63 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 2 PI (14 cell) CA1 delay=36 (6~67),Diff = 2 PI (14 cell) CA2 delay=35 (5~65),Diff = 1 PI (7 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 5 (0~37) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 1) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 1) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 3232 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 0 | (1 1) (0 0) 0 10 4 | B1->B0 | 2f2f 2f2f | 0 0 | (1 0) (0 0) 0 10 8 | B1->B0 | 2626 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 3232 3535 | 1 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4545 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 0) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 4) best DQS0 dly(MCK, UI, PI) = (0, 14, 0) best DQS1 dly(MCK, UI, PI) = (0, 14, 4) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 0) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 4) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=206, Bit 0, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 1, Center 85 (-18 ~ 189) 208 iDelay=206, Bit 2, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 3, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 4, Center 85 (-18 ~ 189) 208 iDelay=206, Bit 5, Center 101 (-2 ~ 205) 208 iDelay=206, Bit 6, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 7, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 8, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 9, Center 69 (-50 ~ 189) 240 iDelay=206, Bit 10, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 11, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 12, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 13, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 14, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 15, Center 85 (-34 ~ 205) 240 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 90, DQM1 = 82 DQ Delay: DQ0 =93, DQ1 =85, DQ2 =77, DQ3 =93 DQ4 =85, DQ5 =101, DQ6 =93, DQ7 =93 DQ8 =69, DQ9 =69, DQ10 =85, DQ11 =77 DQ12 =93, DQ13 =93, DQ14 =85, DQ15 =85 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =581 (2 ,1, 37) DQ OEN =(1 ,6) Update DQM dly =581 (2 ,1, 37) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 8, minWin=27, winSum=445 TX Vref=24, minBit 8, minWin=27, winSum=448 TX Vref=26, minBit 8, minWin=27, winSum=450 TX Vref=28, minBit 8, minWin=27, winSum=453 TX Vref=30, minBit 8, minWin=27, winSum=457 TX Vref=32, minBit 8, minWin=27, winSum=456 [TxChooseVref] Worse bit 8, Min win 27, Win sum 457, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH1 RK0 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -95 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Final RX Vref Byte 0 = 52 to rank0 Final RX Vref Byte 1 = 62 to rank0 Final RX Vref Byte 0 = 52 to rank1 Final RX Vref Byte 1 = 62 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 93, DQM1 = 83 DQ Delay: DQ0 =96, DQ1 =88, DQ2 =84, DQ3 =88 DQ4 =92, DQ5 =108, DQ6 =100, DQ7 =88 DQ8 =72, DQ9 =72, DQ10 =88, DQ11 =80 DQ12 =92, DQ13 =88, DQ14 =88, DQ15 =88 [DQSOSCAuto] RK0, (LSB)MR18= 0x3351, (MSB)MR19= 0x606, tDQSOscB0 = 389 ps tDQSOscB1 = 396 ps CH1 RK0: MR19=606, MR18=3351 CH1_RK0: MR19=0x606, MR18=0x3351, DQSOSC=389, MR23=63, INC=97, DEC=65 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 28 => 28 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (1 0) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 1) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 3434 3434 | 1 0 | (1 1) (0 0) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 3030 3333 | 1 0 | (1 0) (0 1) 0 10 8 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 3232 2d2d | 0 1 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 3c3c | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 0) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 0) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 4) best DQS0 dly(MCK, UI, PI) = (0, 14, 4) best DQS1 dly(MCK, UI, PI) = (0, 14, 0) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 4) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 0) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=206, Bit 0, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 1, Center 85 (-18 ~ 189) 208 iDelay=206, Bit 2, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 3, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 4, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 5, Center 101 (-2 ~ 205) 208 iDelay=206, Bit 6, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 7, Center 85 (-18 ~ 189) 208 iDelay=206, Bit 8, Center 61 (-50 ~ 173) 224 iDelay=206, Bit 9, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 10, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 11, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 12, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 13, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 14, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 15, Center 93 (-18 ~ 205) 224 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 90, DQM1 = 83 DQ Delay: DQ0 =93, DQ1 =85, DQ2 =77, DQ3 =93 DQ4 =93, DQ5 =101, DQ6 =93, DQ7 =85 DQ8 =61, DQ9 =77, DQ10 =85, DQ11 =77 DQ12 =93, DQ13 =93, DQ14 =85, DQ15 =93 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 10, minWin=27, winSum=450 TX Vref=24, minBit 13, minWin=27, winSum=457 TX Vref=26, minBit 1, minWin=28, winSum=455 TX Vref=28, minBit 8, minWin=28, winSum=459 TX Vref=30, minBit 8, minWin=28, winSum=462 TX Vref=32, minBit 1, minWin=28, winSum=458 [TxChooseVref] Worse bit 8, Min win 28, Win sum 462, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH1 RK1 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -95 -> 252, step: 8 iDelay=209, Bit 0, Center 96 (-7 ~ 200) 208 iDelay=209, Bit 1, Center 84 (-15 ~ 184) 200 iDelay=209, Bit 2, Center 80 (-23 ~ 184) 208 iDelay=209, Bit 3, Center 88 (-15 ~ 192) 208 iDelay=209, Bit 4, Center 96 (-7 ~ 200) 208 iDelay=209, Bit 5, Center 108 (9 ~ 208) 200 iDelay=209, Bit 6, Center 96 (-7 ~ 200) 208 iDelay=209, Bit 7, Center 88 (-15 ~ 192) 208 iDelay=209, Bit 8, Center 68 (-39 ~ 176) 216 iDelay=209, Bit 9, Center 76 (-31 ~ 184) 216 iDelay=209, Bit 10, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 11, Center 80 (-31 ~ 192) 224 iDelay=209, Bit 12, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 13, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 14, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 15, Center 96 (-15 ~ 208) 224 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 92, DQM1 = 85 DQ Delay: DQ0 =96, DQ1 =84, DQ2 =80, DQ3 =88 DQ4 =96, DQ5 =108, DQ6 =96, DQ7 =88 DQ8 =68, DQ9 =76, DQ10 =88, DQ11 =80 DQ12 =92, DQ13 =92, DQ14 =88, DQ15 =96 [DQSOSCAuto] RK1, (LSB)MR18= 0x380d, (MSB)MR19= 0x606, tDQSOscB0 = 406 ps tDQSOscB1 = 395 ps CH1 RK1: MR19=606, MR18=380D CH1_RK1: MR19=0x606, MR18=0x380D, DQSOSC=395, MR23=63, INC=94, DEC=63 [RxdqsGatingPostProcess] freq 800 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 10, RK1: 10, Final_Datlat 10 sync_frequency_calibration_params sync calibration params of frequency 800 to shu:4 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1600 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [GetDramInforAfterCalByMRR] Vendor 6. [GetDramInforAfterCalByMRR] Revision 606. [GetDramInforAfterCalByMRR] Revision 2 0. MR0 0x3b3b MR8 0x5151 RK0, DieNum 2, Density 16Gb, RKsize 32Gb. MR0 0x3b3b MR8 0x5151 RK1, DieNum 2, Density 16Gb, RKsize 32Gb. [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 44, TRFC_05T 0, TXREFCNT 58, TRFCpb 16, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc [FAST_K] Save calibration result to emmc dram_init: config_dvfs: 1 dramc_set_vcore_voltage set vcore to 662500 Read voltage for 1200, 2 Vio18 = 0 Vcore = 662500 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU5, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=15 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 0 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 2400 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 0 CA_PREDIV_EN = 0 PH8_DLY = 17 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 1200 CA_MCKIO = 1200 MCKIO_SEMI = 0 PLL_FREQ = 2366 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 2400,PCW = 0X5b00 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] DLL <<<<<<<< [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:2 B1:0 CA:1 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = -4 [-4] MAX Duty = 5031%(X100), DQS PI = 22 [-4] MIN Duty = 4875%(X100), DQS PI = 0 [-4] AVG Duty = 4953%(X100) CH0 CLK Duty spec in!! Max-Min= 156% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 30 [0] MIN Duty = 4938%(X100), DQS PI = 0 [0] AVG Duty = 5062%(X100) ==DQS 1 == Final DQS duty delay cell = -4 [-4] MAX Duty = 5124%(X100), DQS PI = 32 [-4] MIN Duty = 4938%(X100), DQS PI = 6 [-4] AVG Duty = 5031%(X100) CH0 DQS 0 Duty spec in!! Max-Min= 249% CH0 DQS 1 Duty spec in!! Max-Min= 186% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 24 [0] MIN Duty = 4813%(X100), DQS PI = 2 [0] AVG Duty = 4937%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 46 [0] MIN Duty = 5000%(X100), DQS PI = 22 [0] AVG Duty = 5093%(X100) CH0 DQM 0 Duty spec in!! Max-Min= 249% CH0 DQM 1 Duty spec in!! Max-Min= 187% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = -4 [-4] MAX Duty = 5062%(X100), DQS PI = 34 [-4] MIN Duty = 4875%(X100), DQS PI = 16 [-4] AVG Duty = 4968%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 4969%(X100), DQS PI = 8 [0] MIN Duty = 4907%(X100), DQS PI = 0 [0] AVG Duty = 4938%(X100) CH0 DQ 0 Duty spec in!! Max-Min= 187% CH0 DQ 1 Duty spec in!! Max-Min= 62% [DutyScan_Calibration_Flow] ====Done==== == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:0 B1:-1 CA:2 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 16 [0] MIN Duty = 4938%(X100), DQS PI = 44 [0] AVG Duty = 5047%(X100) CH1 CLK Duty spec in!! Max-Min= 218% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 24 [0] MIN Duty = 4969%(X100), DQS PI = 0 [0] AVG Duty = 5031%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 0 [0] MIN Duty = 4844%(X100), DQS PI = 36 [0] AVG Duty = 5000%(X100) CH1 DQS 0 Duty spec in!! Max-Min= 124% CH1 DQS 1 Duty spec in!! Max-Min= 312% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 4 [4] MAX Duty = 5093%(X100), DQS PI = 20 [4] MIN Duty = 4969%(X100), DQS PI = 28 [4] AVG Duty = 5031%(X100) ==DQM 1 == Final DQM duty delay cell = -4 [-4] MAX Duty = 5000%(X100), DQS PI = 0 [-4] MIN Duty = 4751%(X100), DQS PI = 36 [-4] AVG Duty = 4875%(X100) CH1 DQM 0 Duty spec in!! Max-Min= 124% CH1 DQM 1 Duty spec in!! Max-Min= 249% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 20 [0] MIN Duty = 4938%(X100), DQS PI = 0 [0] AVG Duty = 5000%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5031%(X100), DQS PI = 2 [0] MIN Duty = 4813%(X100), DQS PI = 34 [0] AVG Duty = 4922%(X100) CH1 DQ 0 Duty spec in!! Max-Min= 124% CH1 DQ 1 Duty spec in!! Max-Min= 218% [DutyScan_Calibration_Flow] ====Done==== nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 7 dramType 5, freq 1200, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:4-WL:12 [TX_path_calculate] data rate=2400, WL=12, DQS_TotalUI=25 [TX_path_calculate] DQS = (3,1) DQS_OE = (2,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 38 (7~69) winsize 63 [CA 1] Center 38 (8~69) winsize 62 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 35 (4~66) winsize 63 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~63) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (7~69),Diff = 5 PI (24 cell) CA1 delay=38 (8~69),Diff = 5 PI (24 cell) CA2 delay=35 (5~66),Diff = 2 PI (9 cell) CA3 delay=35 (4~66),Diff = 2 PI (9 cell) CA4 delay=34 (4~65),Diff = 1 PI (4 cell) CA5 delay=33 (3~63),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 39 (8~70) winsize 63 [CA 1] Center 38 (8~69) winsize 62 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 35 (5~66) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (8~69),Diff = 5 PI (24 cell) CA1 delay=38 (8~69),Diff = 5 PI (24 cell) CA2 delay=35 (5~66),Diff = 2 PI (9 cell) CA3 delay=35 (5~66),Diff = 2 PI (9 cell) CA4 delay=34 (4~65),Diff = 1 PI (4 cell) CA5 delay=33 (4~63),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 7 (0~39) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 2323 3434 | 0 1 | (0 0) (1 1) 0 15 4 | B1->B0 | 2b2b 3434 | 0 1 | (0 0) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 2e2e | 1 1 | (1 1) (1 0) 0 15 28 | B1->B0 | 3434 2323 | 1 0 | (1 1) (1 0) 1 0 0 | B1->B0 | 2c2c 2323 | 1 0 | (1 0) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2323 2f2f | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 2424 4646 | 1 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 3434 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4444 4646 | 1 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 24) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 1 4 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 30) best DQS0 dly(MCK, UI, PI) = (1, 3, 24) best DQS1 dly(MCK, UI, PI) = (1, 3, 30) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 30) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=208, Bit 0, Center 123 (56 ~ 191) 136 iDelay=208, Bit 1, Center 123 (56 ~ 191) 136 iDelay=208, Bit 2, Center 119 (48 ~ 191) 144 iDelay=208, Bit 3, Center 119 (48 ~ 191) 144 iDelay=208, Bit 4, Center 127 (56 ~ 199) 144 iDelay=208, Bit 5, Center 115 (48 ~ 183) 136 iDelay=208, Bit 6, Center 131 (56 ~ 207) 152 iDelay=208, Bit 7, Center 127 (56 ~ 199) 144 iDelay=208, Bit 8, Center 99 (32 ~ 167) 136 iDelay=208, Bit 9, Center 99 (32 ~ 167) 136 iDelay=208, Bit 10, Center 107 (40 ~ 175) 136 iDelay=208, Bit 11, Center 107 (40 ~ 175) 136 iDelay=208, Bit 12, Center 115 (48 ~ 183) 136 iDelay=208, Bit 13, Center 111 (48 ~ 175) 128 iDelay=208, Bit 14, Center 123 (56 ~ 191) 136 iDelay=208, Bit 15, Center 115 (48 ~ 183) 136 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 123, DQM1 = 109 DQ Delay: DQ0 =123, DQ1 =123, DQ2 =119, DQ3 =119 DQ4 =127, DQ5 =115, DQ6 =131, DQ7 =127 DQ8 =99, DQ9 =99, DQ10 =107, DQ11 =107 DQ12 =115, DQ13 =111, DQ14 =123, DQ15 =115 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =852 (3 ,2, 20) DQ OEN =(2 ,7) Update DQM dly =852 (3 ,2, 20) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =847 (3 ,2, 15) DQ OEN =(2 ,7) Update DQM dly =847 (3 ,2, 15) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 7, minWin=23, winSum=404 TX Vref=24, minBit 1, minWin=24, winSum=407 TX Vref=26, minBit 1, minWin=24, winSum=415 TX Vref=28, minBit 7, minWin=24, winSum=418 TX Vref=30, minBit 3, minWin=25, winSum=422 TX Vref=32, minBit 1, minWin=25, winSum=419 [TxChooseVref] Worse bit 3, Min win 25, Win sum 422, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =851 (3 ,2, 19) DQ OEN =(2 ,7) Update DQM dly =851 (3 ,2, 19) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =847 (3 ,2, 15) DQ OEN =(2 ,7) Update DQM dly =847 (3 ,2, 15) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH0 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -13 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Final RX Vref Byte 0 = 59 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 59 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 122, DQM1 = 108 DQ Delay: DQ0 =122, DQ1 =122, DQ2 =118, DQ3 =120 DQ4 =126, DQ5 =116, DQ6 =130, DQ7 =128 DQ8 =100, DQ9 =94, DQ10 =110, DQ11 =106 DQ12 =112, DQ13 =110, DQ14 =122, DQ15 =116 [DQSOSCAuto] RK0, (LSB)MR18= 0xd0a, (MSB)MR19= 0x404, tDQSOscB0 = 406 ps tDQSOscB1 = 405 ps CH0 RK0: MR19=404, MR18=D0A CH0_RK0: MR19=0x404, MR18=0xD0A, DQSOSC=405, MR23=63, INC=39, DEC=26 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 34 => 34 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 3434 3434 | 0 1 | (0 0) (1 1) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 28 | B1->B0 | 3131 3030 | 1 0 | (1 0) (1 0) 1 0 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2525 2d2d | 0 1 | (0 0) (1 1) 1 0 28 | B1->B0 | 3535 3d3d | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 26) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 28) best DQS0 dly(MCK, UI, PI) = (1, 3, 26) best DQS1 dly(MCK, UI, PI) = (1, 3, 28) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 26) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 28) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 119 (48 ~ 191) 144 iDelay=200, Bit 1, Center 119 (48 ~ 191) 144 iDelay=200, Bit 2, Center 119 (48 ~ 191) 144 iDelay=200, Bit 3, Center 115 (48 ~ 183) 136 iDelay=200, Bit 4, Center 119 (48 ~ 191) 144 iDelay=200, Bit 5, Center 115 (48 ~ 183) 136 iDelay=200, Bit 6, Center 127 (56 ~ 199) 144 iDelay=200, Bit 7, Center 127 (56 ~ 199) 144 iDelay=200, Bit 8, Center 99 (32 ~ 167) 136 iDelay=200, Bit 9, Center 95 (24 ~ 167) 144 iDelay=200, Bit 10, Center 107 (40 ~ 175) 136 iDelay=200, Bit 11, Center 107 (40 ~ 175) 136 iDelay=200, Bit 12, Center 111 (40 ~ 183) 144 iDelay=200, Bit 13, Center 115 (48 ~ 183) 136 iDelay=200, Bit 14, Center 119 (48 ~ 191) 144 iDelay=200, Bit 15, Center 111 (48 ~ 175) 128 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 108 DQ Delay: DQ0 =119, DQ1 =119, DQ2 =119, DQ3 =115 DQ4 =119, DQ5 =115, DQ6 =127, DQ7 =127 DQ8 =99, DQ9 =95, DQ10 =107, DQ11 =107 DQ12 =111, DQ13 =115, DQ14 =119, DQ15 =111 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =853 (3 ,2, 21) DQ OEN =(2 ,7) Update DQM dly =853 (3 ,2, 21) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =846 (3 ,2, 14) DQ OEN =(2 ,7) Update DQM dly =846 (3 ,2, 14) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 0, minWin=24, winSum=410 TX Vref=24, minBit 7, minWin=24, winSum=414 TX Vref=26, minBit 0, minWin=25, winSum=414 TX Vref=28, minBit 0, minWin=25, winSum=419 TX Vref=30, minBit 3, minWin=25, winSum=418 TX Vref=32, minBit 1, minWin=25, winSum=417 [TxChooseVref] Worse bit 0, Min win 25, Win sum 419, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =853 (3 ,2, 21) DQ OEN =(2 ,7) Update DQM dly =853 (3 ,2, 21) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =846 (3 ,2, 14) DQ OEN =(2 ,7) Update DQM dly =846 (3 ,2, 14) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH0 RK1 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -21 -> 252, step: 4 iDelay=195, Bit 0, Center 118 (51 ~ 186) 136 iDelay=195, Bit 1, Center 122 (55 ~ 190) 136 iDelay=195, Bit 2, Center 118 (51 ~ 186) 136 iDelay=195, Bit 3, Center 114 (51 ~ 178) 128 iDelay=195, Bit 4, Center 120 (55 ~ 186) 132 iDelay=195, Bit 5, Center 114 (51 ~ 178) 128 iDelay=195, Bit 6, Center 126 (59 ~ 194) 136 iDelay=195, Bit 7, Center 124 (55 ~ 194) 140 iDelay=195, Bit 8, Center 98 (35 ~ 162) 128 iDelay=195, Bit 9, Center 94 (31 ~ 158) 128 iDelay=195, Bit 10, Center 110 (47 ~ 174) 128 iDelay=195, Bit 11, Center 106 (43 ~ 170) 128 iDelay=195, Bit 12, Center 114 (51 ~ 178) 128 iDelay=195, Bit 13, Center 110 (47 ~ 174) 128 iDelay=195, Bit 14, Center 118 (55 ~ 182) 128 iDelay=195, Bit 15, Center 114 (51 ~ 178) 128 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 119, DQM1 = 108 DQ Delay: DQ0 =118, DQ1 =122, DQ2 =118, DQ3 =114 DQ4 =120, DQ5 =114, DQ6 =126, DQ7 =124 DQ8 =98, DQ9 =94, DQ10 =110, DQ11 =106 DQ12 =114, DQ13 =110, DQ14 =118, DQ15 =114 [DQSOSCAuto] RK1, (LSB)MR18= 0xdf5, (MSB)MR19= 0x403, tDQSOscB0 = 414 ps tDQSOscB1 = 405 ps CH0 RK1: MR19=403, MR18=DF5 CH0_RK1: MR19=0x403, MR18=0xDF5, DQSOSC=405, MR23=63, INC=39, DEC=26 [RxdqsGatingPostProcess] freq 1200 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 13, RK1: 13, Final_Datlat 13 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=25, u1VrefScanEnd=35 [CA 0] Center 37 (7~68) winsize 62 [CA 1] Center 37 (7~68) winsize 62 [CA 2] Center 35 (5~65) winsize 61 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~64) winsize 61 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (7~68),Diff = 4 PI (19 cell) CA1 delay=37 (7~68),Diff = 4 PI (19 cell) CA2 delay=35 (5~65),Diff = 2 PI (9 cell) CA3 delay=34 (4~65),Diff = 1 PI (4 cell) CA4 delay=34 (4~64),Diff = 1 PI (4 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 5 (0~36) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 38 (8~68) winsize 61 [CA 1] Center 38 (8~69) winsize 62 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 35 (5~65) winsize 61 [CA 4] Center 35 (5~65) winsize 61 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (8~68),Diff = 4 PI (19 cell) CA1 delay=38 (8~68),Diff = 4 PI (19 cell) CA2 delay=35 (5~65),Diff = 1 PI (4 cell) CA3 delay=35 (5~65),Diff = 1 PI (4 cell) CA4 delay=34 (5~64),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 6 (0~39) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 23 => 23 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 2b2b 2727 | 0 0 | (0 1) (1 1) 0 15 28 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 1 0 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2626 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 3939 4444 | 1 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 24) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 26) best DQS0 dly(MCK, UI, PI) = (1, 3, 24) best DQS1 dly(MCK, UI, PI) = (1, 3, 26) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 26) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 123 (56 ~ 191) 136 iDelay=200, Bit 1, Center 115 (48 ~ 183) 136 iDelay=200, Bit 2, Center 107 (40 ~ 175) 136 iDelay=200, Bit 3, Center 123 (56 ~ 191) 136 iDelay=200, Bit 4, Center 115 (48 ~ 183) 136 iDelay=200, Bit 5, Center 127 (64 ~ 191) 128 iDelay=200, Bit 6, Center 127 (56 ~ 199) 144 iDelay=200, Bit 7, Center 119 (56 ~ 183) 128 iDelay=200, Bit 8, Center 99 (32 ~ 167) 136 iDelay=200, Bit 9, Center 99 (32 ~ 167) 136 iDelay=200, Bit 10, Center 115 (48 ~ 183) 136 iDelay=200, Bit 11, Center 107 (40 ~ 175) 136 iDelay=200, Bit 12, Center 123 (56 ~ 191) 136 iDelay=200, Bit 13, Center 119 (48 ~ 191) 144 iDelay=200, Bit 14, Center 119 (48 ~ 191) 144 iDelay=200, Bit 15, Center 119 (48 ~ 191) 144 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 119, DQM1 = 112 DQ Delay: DQ0 =123, DQ1 =115, DQ2 =107, DQ3 =123 DQ4 =115, DQ5 =127, DQ6 =127, DQ7 =119 DQ8 =99, DQ9 =99, DQ10 =115, DQ11 =107 DQ12 =123, DQ13 =119, DQ14 =119, DQ15 =119 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =840 (3 ,1, 40) DQ OEN =(2 ,6) Update DQM dly =840 (3 ,1, 40) DQM OEN =(2 ,6) == TX Byte 1 == Update DQ dly =845 (3 ,2, 13) DQ OEN =(2 ,7) Update DQM dly =845 (3 ,2, 13) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 11, minWin=24, winSum=408 TX Vref=24, minBit 8, minWin=25, winSum=416 TX Vref=26, minBit 8, minWin=25, winSum=415 TX Vref=28, minBit 9, minWin=25, winSum=420 TX Vref=30, minBit 10, minWin=25, winSum=422 TX Vref=32, minBit 9, minWin=24, winSum=419 [TxChooseVref] Worse bit 10, Min win 25, Win sum 422, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =841 (3 ,1, 41) DQ OEN =(2 ,6) Update DQM dly =841 (3 ,1, 41) DQM OEN =(2 ,6) == TX Byte 1 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH1 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -13 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Final RX Vref Byte 0 = 53 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 53 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 119, DQM1 = 112 DQ Delay: DQ0 =120, DQ1 =112, DQ2 =112, DQ3 =118 DQ4 =118, DQ5 =128, DQ6 =128, DQ7 =116 DQ8 =102, DQ9 =100, DQ10 =114, DQ11 =106 DQ12 =122, DQ13 =118, DQ14 =120, DQ15 =118 [DQSOSCAuto] RK0, (LSB)MR18= 0x13, (MSB)MR19= 0x404, tDQSOscB0 = 402 ps tDQSOscB1 = 410 ps CH1 RK0: MR19=404, MR18=13 CH1_RK0: MR19=0x404, MR18=0x13, DQSOSC=402, MR23=63, INC=40, DEC=27 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 23 => 23 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 2727 3434 | 0 0 | (0 0) (0 1) 0 15 28 | B1->B0 | 2323 2d2d | 0 0 | (0 0) (0 1) 1 0 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 3f3f 2e2e | 1 1 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4545 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 22) best DQS0 dly(MCK, UI, PI) = (1, 3, 24) best DQS1 dly(MCK, UI, PI) = (1, 3, 22) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 22) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 123 (64 ~ 183) 120 iDelay=200, Bit 1, Center 115 (48 ~ 183) 136 iDelay=200, Bit 2, Center 111 (48 ~ 175) 128 iDelay=200, Bit 3, Center 119 (48 ~ 191) 144 iDelay=200, Bit 4, Center 123 (56 ~ 191) 136 iDelay=200, Bit 5, Center 131 (64 ~ 199) 136 iDelay=200, Bit 6, Center 127 (64 ~ 191) 128 iDelay=200, Bit 7, Center 115 (48 ~ 183) 136 iDelay=200, Bit 8, Center 99 (32 ~ 167) 136 iDelay=200, Bit 9, Center 99 (32 ~ 167) 136 iDelay=200, Bit 10, Center 115 (48 ~ 183) 136 iDelay=200, Bit 11, Center 107 (40 ~ 175) 136 iDelay=200, Bit 12, Center 123 (56 ~ 191) 136 iDelay=200, Bit 13, Center 123 (56 ~ 191) 136 iDelay=200, Bit 14, Center 119 (48 ~ 191) 144 iDelay=200, Bit 15, Center 123 (48 ~ 199) 152 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 113 DQ Delay: DQ0 =123, DQ1 =115, DQ2 =111, DQ3 =119 DQ4 =123, DQ5 =131, DQ6 =127, DQ7 =115 DQ8 =99, DQ9 =99, DQ10 =115, DQ11 =107 DQ12 =123, DQ13 =123, DQ14 =119, DQ15 =123 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =842 (3 ,2, 10) DQ OEN =(2 ,7) Update DQM dly =842 (3 ,2, 10) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =846 (3 ,2, 14) DQ OEN =(2 ,7) Update DQM dly =846 (3 ,2, 14) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 1, minWin=25, winSum=418 TX Vref=24, minBit 1, minWin=25, winSum=419 TX Vref=26, minBit 0, minWin=26, winSum=425 TX Vref=28, minBit 1, minWin=26, winSum=427 TX Vref=30, minBit 1, minWin=26, winSum=427 TX Vref=32, minBit 9, minWin=25, winSum=425 [TxChooseVref] Worse bit 1, Min win 26, Win sum 427, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =842 (3 ,2, 10) DQ OEN =(2 ,7) Update DQM dly =842 (3 ,2, 10) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =845 (3 ,2, 13) DQ OEN =(2 ,7) Update DQM dly =845 (3 ,2, 13) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH1 RK1 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -13 -> 252, step: 4 iDelay=195, Bit 0, Center 122 (63 ~ 182) 120 iDelay=195, Bit 1, Center 114 (55 ~ 174) 120 iDelay=195, Bit 2, Center 108 (51 ~ 166) 116 iDelay=195, Bit 3, Center 118 (59 ~ 178) 120 iDelay=195, Bit 4, Center 120 (59 ~ 182) 124 iDelay=195, Bit 5, Center 130 (67 ~ 194) 128 iDelay=195, Bit 6, Center 126 (67 ~ 186) 120 iDelay=195, Bit 7, Center 116 (55 ~ 178) 124 iDelay=195, Bit 8, Center 98 (35 ~ 162) 128 iDelay=195, Bit 9, Center 102 (39 ~ 166) 128 iDelay=195, Bit 10, Center 112 (47 ~ 178) 132 iDelay=195, Bit 11, Center 108 (43 ~ 174) 132 iDelay=195, Bit 12, Center 122 (59 ~ 186) 128 iDelay=195, Bit 13, Center 118 (55 ~ 182) 128 iDelay=195, Bit 14, Center 122 (59 ~ 186) 128 iDelay=195, Bit 15, Center 124 (59 ~ 190) 132 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 119, DQM1 = 113 DQ Delay: DQ0 =122, DQ1 =114, DQ2 =108, DQ3 =118 DQ4 =120, DQ5 =130, DQ6 =126, DQ7 =116 DQ8 =98, DQ9 =102, DQ10 =112, DQ11 =108 DQ12 =122, DQ13 =118, DQ14 =122, DQ15 =124 [DQSOSCAuto] RK1, (LSB)MR18= 0xcf1, (MSB)MR19= 0x403, tDQSOscB0 = 416 ps tDQSOscB1 = 405 ps CH1 RK1: MR19=403, MR18=CF1 CH1_RK1: MR19=0x403, MR18=0xCF1, DQSOSC=405, MR23=63, INC=39, DEC=26 [RxdqsGatingPostProcess] freq 1200 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 13, RK1: 13, Final_Datlat 13 sync_frequency_calibration_params sync calibration params of frequency 1200 to shu:2 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 2400 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 72, TRFC_05T 1, TXREFCNT 87, TRFCpb 30, TRFCpb_05T 1 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 650000 Read voltage for 600, 5 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU4, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=19 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1200 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 600 CA_MCKIO = 600 MCKIO_SEMI = 0 PLL_FREQ = 2288 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1200,PCW = 0X5800 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 17 dramType 5, freq 600, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=1200, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (2,1) DQS_OE = (1,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (5~67) winsize 63 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (3~65) winsize 63 [CA 4] Center 33 (3~64) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (5~67),Diff = 3 PI (28 cell) CA1 delay=36 (6~67),Diff = 3 PI (28 cell) CA2 delay=34 (4~65),Diff = 1 PI (9 cell) CA3 delay=34 (3~65),Diff = 1 PI (9 cell) CA4 delay=33 (3~64),Diff = 0 PI (0 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=33, u1VrefScanEnd=33 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (3~65) winsize 63 [CA 5] Center 34 (4~65) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 3 PI (28 cell) CA1 delay=36 (6~67),Diff = 3 PI (28 cell) CA2 delay=35 (5~65),Diff = 2 PI (19 cell) CA3 delay=34 (4~65),Diff = 1 PI (9 cell) CA4 delay=33 (3~64),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 1 PI (9 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 6 (0~37) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 2f2f | 1 1 | (1 0) (1 0) 0 9 16 | B1->B0 | 2d2d 2323 | 0 0 | (1 1) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2929 3e3e | 0 1 | (0 0) (0 0) 0 10 16 | B1->B0 | 3f3e 4646 | 1 0 | (1 1) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 12) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 16) best DQS0 dly(MCK, UI, PI) = (0, 13, 12) best DQS1 dly(MCK, UI, PI) = (0, 13, 16) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 12) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 16) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 1, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 2, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 3, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 4, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 5, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 6, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 7, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 8, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 9, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 10, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 11, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 12, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 13, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 14, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 15, Center 49 (-102 ~ 201) 304 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 51, DQM1 = 42 DQ Delay: DQ0 =49, DQ1 =57, DQ2 =41, DQ3 =49 DQ4 =57, DQ5 =41, DQ6 =57, DQ7 =57 DQ8 =33, DQ9 =33, DQ10 =41, DQ11 =33 DQ12 =49, DQ13 =49, DQ14 =49, DQ15 =49 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH0 RK0 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -163 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 48 Final RX Vref Byte 0 = 59 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 59 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 48, DQM1 = 39 DQ Delay: DQ0 =48, DQ1 =48, DQ2 =44, DQ3 =44 DQ4 =48, DQ5 =40, DQ6 =56, DQ7 =56 DQ8 =36, DQ9 =24, DQ10 =36, DQ11 =36 DQ12 =44, DQ13 =40, DQ14 =52, DQ15 =48 [DQSOSCAuto] RK0, (LSB)MR18= 0x5e57, (MSB)MR19= 0x808, tDQSOscB0 = 393 ps tDQSOscB1 = 392 ps CH0 RK0: MR19=808, MR18=5E57 CH0_RK0: MR19=0x808, MR18=0x5E57, DQSOSC=392, MR23=63, INC=170, DEC=113 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 35 => 35 Write leveling (Byte 1): 31 => 31 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3030 3131 | 0 0 | (0 0) (0 0) 0 9 16 | B1->B0 | 2828 2323 | 0 0 | (1 1) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 3030 2f2f | 0 1 | (0 0) (0 0) 0 10 16 | B1->B0 | 4444 4646 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 14) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 14) best DQS0 dly(MCK, UI, PI) = (0, 13, 14) best DQS1 dly(MCK, UI, PI) = (0, 13, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 14) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 1, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 2, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 3, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 4, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 5, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 6, Center 65 (-86 ~ 217) 304 iDelay=218, Bit 7, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 8, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 9, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 10, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 11, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 12, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 13, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 14, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 15, Center 49 (-102 ~ 201) 304 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 47, DQM1 = 41 DQ Delay: DQ0 =41, DQ1 =41, DQ2 =41, DQ3 =41 DQ4 =49, DQ5 =41, DQ6 =65, DQ7 =57 DQ8 =33, DQ9 =25, DQ10 =41, DQ11 =41 DQ12 =41, DQ13 =49, DQ14 =49, DQ15 =49 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH0 RK1 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -179 -> 252, step: 8 iDelay=205, Bit 0, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 1, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 2, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 3, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 4, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 5, Center 40 (-107 ~ 188) 296 iDelay=205, Bit 6, Center 56 (-91 ~ 204) 296 iDelay=205, Bit 7, Center 52 (-91 ~ 196) 288 iDelay=205, Bit 8, Center 36 (-107 ~ 180) 288 iDelay=205, Bit 9, Center 28 (-115 ~ 172) 288 iDelay=205, Bit 10, Center 40 (-107 ~ 188) 296 iDelay=205, Bit 11, Center 32 (-115 ~ 180) 296 iDelay=205, Bit 12, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 13, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 14, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 15, Center 48 (-99 ~ 196) 296 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 47, DQM1 = 40 DQ Delay: DQ0 =48, DQ1 =48, DQ2 =44, DQ3 =44 DQ4 =48, DQ5 =40, DQ6 =56, DQ7 =52 DQ8 =36, DQ9 =28, DQ10 =40, DQ11 =32 DQ12 =48, DQ13 =44, DQ14 =48, DQ15 =48 [DQSOSCAuto] RK1, (LSB)MR18= 0x6432, (MSB)MR19= 0x808, tDQSOscB0 = 400 ps tDQSOscB1 = 391 ps CH0 RK1: MR19=808, MR18=6432 CH0_RK1: MR19=0x808, MR18=0x6432, DQSOSC=391, MR23=63, INC=171, DEC=114 [RxdqsGatingPostProcess] freq 600 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 9, RK1: 9, Final_Datlat 9 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=33, u1VrefScanEnd=33 [CA 0] Center 35 (5~66) winsize 62 [CA 1] Center 35 (5~66) winsize 62 [CA 2] Center 34 (4~64) winsize 61 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 34 (3~65) winsize 63 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=35 (5~66),Diff = 2 PI (19 cell) CA1 delay=35 (5~66),Diff = 2 PI (19 cell) CA2 delay=34 (4~64),Diff = 1 PI (9 cell) CA3 delay=33 (3~64),Diff = 0 PI (0 cell) CA4 delay=34 (3~65),Diff = 1 PI (9 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 4 (0~35) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 35 (5~66) winsize 62 [CA 1] Center 35 (5~66) winsize 62 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~64) winsize 61 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=35 (5~66),Diff = 2 PI (19 cell) CA1 delay=35 (5~66),Diff = 2 PI (19 cell) CA2 delay=34 (4~64),Diff = 1 PI (9 cell) CA3 delay=34 (4~64),Diff = 1 PI (9 cell) CA4 delay=34 (4~64),Diff = 1 PI (9 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 5 (0~37) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 29 => 29 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (0 0) 0 9 12 | B1->B0 | 2d2d 2b2b | 1 1 | (1 0) (1 0) 0 9 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 3939 4545 | 0 0 | (1 1) (0 0) 0 10 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 10) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 10) best DQS0 dly(MCK, UI, PI) = (0, 13, 10) best DQS1 dly(MCK, UI, PI) = (0, 13, 10) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 10) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 1, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 2, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 3, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 4, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 5, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 6, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 7, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 8, Center 25 (-134 ~ 185) 320 iDelay=218, Bit 9, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 10, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 11, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 12, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 13, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 14, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 15, Center 49 (-102 ~ 201) 304 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 49, DQM1 = 44 DQ Delay: DQ0 =49, DQ1 =49, DQ2 =41, DQ3 =49 DQ4 =49, DQ5 =49, DQ6 =57, DQ7 =49 DQ8 =25, DQ9 =33, DQ10 =41, DQ11 =41 DQ12 =57, DQ13 =57, DQ14 =49, DQ15 =49 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH1 RK0 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -179 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Final RX Vref Byte 0 = 53 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 53 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 47, DQM1 = 40 DQ Delay: DQ0 =52, DQ1 =44, DQ2 =36, DQ3 =44 DQ4 =44, DQ5 =60, DQ6 =56, DQ7 =44 DQ8 =28, DQ9 =28, DQ10 =44, DQ11 =32 DQ12 =52, DQ13 =48, DQ14 =44, DQ15 =48 [DQSOSCAuto] RK0, (LSB)MR18= 0x4f77, (MSB)MR19= 0x808, tDQSOscB0 = 387 ps tDQSOscB1 = 394 ps CH1 RK0: MR19=808, MR18=4F77 CH1_RK0: MR19=0x808, MR18=0x4F77, DQSOSC=387, MR23=63, INC=175, DEC=116 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 28 => 28 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 2626 2f2f | 0 1 | (1 0) (1 0) 0 9 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 3f3f 3333 | 1 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 10) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 10) best DQS0 dly(MCK, UI, PI) = (0, 13, 10) best DQS1 dly(MCK, UI, PI) = (0, 13, 10) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 10) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 57 (-86 ~ 201) 288 iDelay=218, Bit 1, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 2, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 3, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 4, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 5, Center 65 (-86 ~ 217) 304 iDelay=218, Bit 6, Center 57 (-86 ~ 201) 288 iDelay=218, Bit 7, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 8, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 9, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 10, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 11, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 12, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 13, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 14, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 15, Center 57 (-102 ~ 217) 320 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 51, DQM1 = 46 DQ Delay: DQ0 =57, DQ1 =49, DQ2 =33, DQ3 =49 DQ4 =49, DQ5 =65, DQ6 =57, DQ7 =49 DQ8 =33, DQ9 =33, DQ10 =49, DQ11 =41 DQ12 =57, DQ13 =49, DQ14 =49, DQ15 =57 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =574 (2 ,1, 30) DQ OEN =(1 ,6) Update DQM dly =574 (2 ,1, 30) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =573 (2 ,1, 29) DQ OEN =(1 ,6) Update DQM dly =573 (2 ,1, 29) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH1 RK1 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -163 -> 252, step: 8 iDelay=205, Bit 0, Center 56 (-83 ~ 196) 280 iDelay=205, Bit 1, Center 40 (-99 ~ 180) 280 iDelay=205, Bit 2, Center 36 (-107 ~ 180) 288 iDelay=205, Bit 3, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 4, Center 48 (-91 ~ 188) 280 iDelay=205, Bit 5, Center 60 (-83 ~ 204) 288 iDelay=205, Bit 6, Center 56 (-83 ~ 196) 280 iDelay=205, Bit 7, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 8, Center 32 (-115 ~ 180) 296 iDelay=205, Bit 9, Center 32 (-115 ~ 180) 296 iDelay=205, Bit 10, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 11, Center 40 (-107 ~ 188) 296 iDelay=205, Bit 12, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 13, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 14, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 15, Center 52 (-99 ~ 204) 304 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 48, DQM1 = 43 DQ Delay: DQ0 =56, DQ1 =40, DQ2 =36, DQ3 =44 DQ4 =48, DQ5 =60, DQ6 =56, DQ7 =44 DQ8 =32, DQ9 =32, DQ10 =44, DQ11 =40 DQ12 =48, DQ13 =48, DQ14 =48, DQ15 =52 [DQSOSCAuto] RK1, (LSB)MR18= 0x5920, (MSB)MR19= 0x808, tDQSOscB0 = 403 ps tDQSOscB1 = 393 ps CH1 RK1: MR19=808, MR18=5920 CH1_RK1: MR19=0x808, MR18=0x5920, DQSOSC=393, MR23=63, INC=169, DEC=113 [RxdqsGatingPostProcess] freq 600 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 9, RK1: 9, Final_Datlat 9 sync_frequency_calibration_params sync calibration params of frequency 600 to shu:5 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1200 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 30, TRFC_05T 1, TXREFCNT 44, TRFCpb 9, TRFCpb_05T 1 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 662500 Read voltage for 933, 3 Vio18 = 0 Vcore = 662500 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU3, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=17 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1866 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 933 CA_MCKIO = 933 MCKIO_SEMI = 0 PLL_FREQ = 3732 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1866,PCW = 0X8f00 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 9 dramType 5, freq 933, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:3-WL:10 [TX_path_calculate] data rate=1866, WL=10, DQS_TotalUI=21 [TX_path_calculate] DQS = (2,5) DQS_OE = (2,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 38 (7~69) winsize 63 [CA 1] Center 38 (8~69) winsize 62 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 35 (4~66) winsize 63 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (7~69),Diff = 5 PI (31 cell) CA1 delay=38 (8~69),Diff = 5 PI (31 cell) CA2 delay=35 (5~66),Diff = 2 PI (12 cell) CA3 delay=35 (4~66),Diff = 2 PI (12 cell) CA4 delay=34 (4~65),Diff = 1 PI (6 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 7 (0~38) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=33, u1VrefScanEnd=33 [CA 0] Center 38 (8~69) winsize 62 [CA 1] Center 38 (8~69) winsize 62 [CA 2] Center 36 (6~66) winsize 61 [CA 3] Center 35 (5~66) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~65) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (8~69),Diff = 4 PI (24 cell) CA1 delay=38 (8~69),Diff = 4 PI (24 cell) CA2 delay=36 (6~66),Diff = 2 PI (12 cell) CA3 delay=35 (5~66),Diff = 1 PI (6 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 7 (0~39) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 2e2e 3434 | 1 1 | (1 1) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3434 3030 | 1 1 | (1 1) (0 0) 0 14 28 | B1->B0 | 3131 2424 | 0 0 | (1 0) (0 0) 0 15 0 | B1->B0 | 2626 2323 | 0 0 | (1 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2323 2f2f | 0 1 | (0 0) (0 0) 0 15 28 | B1->B0 | 2f2f 4545 | 0 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4545 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 24) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 28) best DQS0 dly(MCK, UI, PI) = (1, 2, 24) best DQS1 dly(MCK, UI, PI) = (1, 2, 28) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 28) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 107 (16 ~ 199) 184 iDelay=208, Bit 1, Center 107 (16 ~ 199) 184 iDelay=208, Bit 2, Center 99 (8 ~ 191) 184 iDelay=208, Bit 3, Center 99 (8 ~ 191) 184 iDelay=208, Bit 4, Center 107 (16 ~ 199) 184 iDelay=208, Bit 5, Center 95 (8 ~ 183) 176 iDelay=208, Bit 6, Center 115 (24 ~ 207) 184 iDelay=208, Bit 7, Center 115 (24 ~ 207) 184 iDelay=208, Bit 8, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 9, Center 79 (-8 ~ 167) 176 iDelay=208, Bit 10, Center 91 (0 ~ 183) 184 iDelay=208, Bit 11, Center 87 (0 ~ 175) 176 iDelay=208, Bit 12, Center 91 (0 ~ 183) 184 iDelay=208, Bit 13, Center 91 (0 ~ 183) 184 iDelay=208, Bit 14, Center 99 (8 ~ 191) 184 iDelay=208, Bit 15, Center 99 (8 ~ 191) 184 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 105, DQM1 = 90 DQ Delay: DQ0 =107, DQ1 =107, DQ2 =99, DQ3 =99 DQ4 =107, DQ5 =95, DQ6 =115, DQ7 =115 DQ8 =83, DQ9 =79, DQ10 =91, DQ11 =87 DQ12 =91, DQ13 =91, DQ14 =99, DQ15 =99 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =715 (2 ,6, 11) DQ OEN =(2 ,3) Update DQM dly =715 (2 ,6, 11) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =716 (2 ,6, 12) DQ OEN =(2 ,3) Update DQM dly =716 (2 ,6, 12) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =708 (2 ,5, 36) DQ OEN =(2 ,2) Update DQM dly =708 (2 ,5, 36) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH0 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -53 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 48 Final RX Vref Byte 0 = 59 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 59 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 107, DQM1 = 92 DQ Delay: DQ0 =106, DQ1 =108, DQ2 =102, DQ3 =106 DQ4 =108, DQ5 =98, DQ6 =118, DQ7 =116 DQ8 =88, DQ9 =78, DQ10 =90, DQ11 =90 DQ12 =94, DQ13 =94, DQ14 =102, DQ15 =100 [DQSOSCAuto] RK0, (LSB)MR18= 0x2925, (MSB)MR19= 0x505, tDQSOscB0 = 410 ps tDQSOscB1 = 408 ps CH0 RK0: MR19=505, MR18=2925 CH0_RK0: MR19=0x505, MR18=0x2925, DQSOSC=408, MR23=63, INC=65, DEC=43 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3434 3333 | 1 1 | (1 1) (1 1) 0 14 28 | B1->B0 | 2929 2424 | 0 0 | (0 0) (0 0) 0 15 0 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2929 2727 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 3736 3d3d | 1 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 28) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 30) best DQS0 dly(MCK, UI, PI) = (1, 2, 30) best DQS1 dly(MCK, UI, PI) = (1, 2, 28) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 30) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 28) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 103 (8 ~ 199) 192 iDelay=208, Bit 1, Center 107 (16 ~ 199) 184 iDelay=208, Bit 2, Center 99 (8 ~ 191) 184 iDelay=208, Bit 3, Center 99 (8 ~ 191) 184 iDelay=208, Bit 4, Center 107 (16 ~ 199) 184 iDelay=208, Bit 5, Center 99 (8 ~ 191) 184 iDelay=208, Bit 6, Center 115 (24 ~ 207) 184 iDelay=208, Bit 7, Center 111 (16 ~ 207) 192 iDelay=208, Bit 8, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 9, Center 79 (-8 ~ 167) 176 iDelay=208, Bit 10, Center 91 (0 ~ 183) 184 iDelay=208, Bit 11, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 12, Center 95 (0 ~ 191) 192 iDelay=208, Bit 13, Center 91 (0 ~ 183) 184 iDelay=208, Bit 14, Center 99 (8 ~ 191) 184 iDelay=208, Bit 15, Center 95 (8 ~ 183) 176 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 105, DQM1 = 89 DQ Delay: DQ0 =103, DQ1 =107, DQ2 =99, DQ3 =99 DQ4 =107, DQ5 =99, DQ6 =115, DQ7 =111 DQ8 =83, DQ9 =79, DQ10 =91, DQ11 =83 DQ12 =95, DQ13 =91, DQ14 =99, DQ15 =95 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =716 (2 ,6, 12) DQ OEN =(2 ,3) Update DQM dly =716 (2 ,6, 12) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =712 (2 ,5, 40) DQ OEN =(2 ,2) Update DQM dly =712 (2 ,5, 40) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =716 (2 ,6, 12) DQ OEN =(2 ,3) Update DQM dly =716 (2 ,6, 12) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH0 RK1 DATLAT Default: 0xb 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -53 -> 252, step: 4 iDelay=199, Bit 0, Center 104 (19 ~ 190) 172 iDelay=199, Bit 1, Center 106 (19 ~ 194) 176 iDelay=199, Bit 2, Center 100 (15 ~ 186) 172 iDelay=199, Bit 3, Center 98 (15 ~ 182) 168 iDelay=199, Bit 4, Center 104 (19 ~ 190) 172 iDelay=199, Bit 5, Center 96 (11 ~ 182) 172 iDelay=199, Bit 6, Center 112 (27 ~ 198) 172 iDelay=199, Bit 7, Center 110 (23 ~ 198) 176 iDelay=199, Bit 8, Center 84 (-1 ~ 170) 172 iDelay=199, Bit 9, Center 78 (-5 ~ 162) 168 iDelay=199, Bit 10, Center 94 (11 ~ 178) 168 iDelay=199, Bit 11, Center 92 (11 ~ 174) 164 iDelay=199, Bit 12, Center 96 (11 ~ 182) 172 iDelay=199, Bit 13, Center 94 (11 ~ 178) 168 iDelay=199, Bit 14, Center 100 (15 ~ 186) 172 iDelay=199, Bit 15, Center 96 (11 ~ 182) 172 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 103, DQM1 = 91 DQ Delay: DQ0 =104, DQ1 =106, DQ2 =100, DQ3 =98 DQ4 =104, DQ5 =96, DQ6 =112, DQ7 =110 DQ8 =84, DQ9 =78, DQ10 =94, DQ11 =92 DQ12 =96, DQ13 =94, DQ14 =100, DQ15 =96 [DQSOSCAuto] RK1, (LSB)MR18= 0x2c0d, (MSB)MR19= 0x505, tDQSOscB0 = 417 ps tDQSOscB1 = 408 ps CH0 RK1: MR19=505, MR18=2C0D CH0_RK1: MR19=0x505, MR18=0x2C0D, DQSOSC=408, MR23=63, INC=65, DEC=43 [RxdqsGatingPostProcess] freq 933 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 11, RK1: 11, Final_Datlat 11 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=33, u1VrefScanEnd=33 [CA 0] Center 37 (7~68) winsize 62 [CA 1] Center 37 (7~68) winsize 62 [CA 2] Center 35 (5~65) winsize 61 [CA 3] Center 35 (5~65) winsize 61 [CA 4] Center 35 (5~65) winsize 61 [CA 5] Center 34 (4~65) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (7~68),Diff = 3 PI (18 cell) CA1 delay=37 (7~68),Diff = 3 PI (18 cell) CA2 delay=35 (5~65),Diff = 1 PI (6 cell) CA3 delay=35 (5~65),Diff = 1 PI (6 cell) CA4 delay=35 (5~65),Diff = 1 PI (6 cell) CA5 delay=34 (4~65),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 38 (8~68) winsize 61 [CA 1] Center 38 (8~69) winsize 62 [CA 2] Center 36 (6~66) winsize 61 [CA 3] Center 35 (5~65) winsize 61 [CA 4] Center 35 (5~65) winsize 61 [CA 5] Center 34 (5~64) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (8~68),Diff = 4 PI (24 cell) CA1 delay=38 (8~68),Diff = 4 PI (24 cell) CA2 delay=35 (6~65),Diff = 1 PI (6 cell) CA3 delay=35 (5~65),Diff = 1 PI (6 cell) CA4 delay=35 (5~65),Diff = 1 PI (6 cell) CA5 delay=34 (5~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 7 (0~39) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 27 => 27 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 0 14 24 | B1->B0 | 3030 2f2f | 0 0 | (0 0) (1 0) 0 14 28 | B1->B0 | 2626 2424 | 0 0 | (0 0) (0 0) 0 15 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2828 2929 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 3e3e 4242 | 1 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 22) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 24) best DQS0 dly(MCK, UI, PI) = (1, 2, 22) best DQS1 dly(MCK, UI, PI) = (1, 2, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 22) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 107 (24 ~ 191) 168 iDelay=208, Bit 1, Center 99 (16 ~ 183) 168 iDelay=208, Bit 2, Center 91 (0 ~ 183) 184 iDelay=208, Bit 3, Center 103 (16 ~ 191) 176 iDelay=208, Bit 4, Center 103 (16 ~ 191) 176 iDelay=208, Bit 5, Center 111 (24 ~ 199) 176 iDelay=208, Bit 6, Center 111 (16 ~ 207) 192 iDelay=208, Bit 7, Center 103 (16 ~ 191) 176 iDelay=208, Bit 8, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 9, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 10, Center 99 (8 ~ 191) 184 iDelay=208, Bit 11, Center 91 (0 ~ 183) 184 iDelay=208, Bit 12, Center 107 (16 ~ 199) 184 iDelay=208, Bit 13, Center 107 (16 ~ 199) 184 iDelay=208, Bit 14, Center 99 (8 ~ 191) 184 iDelay=208, Bit 15, Center 103 (8 ~ 199) 192 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 103, DQM1 = 96 DQ Delay: DQ0 =107, DQ1 =99, DQ2 =91, DQ3 =103 DQ4 =103, DQ5 =111, DQ6 =111, DQ7 =103 DQ8 =83, DQ9 =83, DQ10 =99, DQ11 =91 DQ12 =107, DQ13 =107, DQ14 =99, DQ15 =103 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =710 (2 ,5, 38) DQ OEN =(2 ,2) Update DQM dly =710 (2 ,5, 38) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =710 (2 ,5, 38) DQ OEN =(2 ,2) Update DQM dly =710 (2 ,5, 38) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH1 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -53 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Final RX Vref Byte 0 = 53 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 53 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 104, DQM1 = 96 DQ Delay: DQ0 =108, DQ1 =98, DQ2 =96, DQ3 =102 DQ4 =104, DQ5 =112, DQ6 =114, DQ7 =100 DQ8 =86, DQ9 =84, DQ10 =100, DQ11 =90 DQ12 =106, DQ13 =102, DQ14 =104, DQ15 =102 [DQSOSCAuto] RK0, (LSB)MR18= 0x1c35, (MSB)MR19= 0x505, tDQSOscB0 = 405 ps tDQSOscB1 = 412 ps CH1 RK0: MR19=505, MR18=1C35 CH1_RK0: MR19=0x505, MR18=0x1C35, DQSOSC=405, MR23=63, INC=66, DEC=44 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 26 => 26 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 2f2f 3131 | 0 1 | (0 0) (1 0) 0 14 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (1 0) 0 15 0 | B1->B0 | 2323 2323 | 0 1 | (0 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2b2b 2424 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 3a3a 3939 | 0 0 | (0 0) (1 1) 1 0 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 26) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 26) best DQS0 dly(MCK, UI, PI) = (1, 2, 26) best DQS1 dly(MCK, UI, PI) = (1, 2, 26) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 26) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 26) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 103 (16 ~ 191) 176 iDelay=208, Bit 1, Center 95 (8 ~ 183) 176 iDelay=208, Bit 2, Center 87 (0 ~ 175) 176 iDelay=208, Bit 3, Center 99 (8 ~ 191) 184 iDelay=208, Bit 4, Center 103 (16 ~ 191) 176 iDelay=208, Bit 5, Center 115 (24 ~ 207) 184 iDelay=208, Bit 6, Center 107 (16 ~ 199) 184 iDelay=208, Bit 7, Center 99 (8 ~ 191) 184 iDelay=208, Bit 8, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 9, Center 87 (0 ~ 175) 176 iDelay=208, Bit 10, Center 95 (0 ~ 191) 192 iDelay=208, Bit 11, Center 91 (0 ~ 183) 184 iDelay=208, Bit 12, Center 103 (8 ~ 199) 192 iDelay=208, Bit 13, Center 103 (8 ~ 199) 192 iDelay=208, Bit 14, Center 103 (8 ~ 199) 192 iDelay=208, Bit 15, Center 103 (8 ~ 199) 192 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 101, DQM1 = 96 DQ Delay: DQ0 =103, DQ1 =95, DQ2 =87, DQ3 =99 DQ4 =103, DQ5 =115, DQ6 =107, DQ7 =99 DQ8 =83, DQ9 =87, DQ10 =95, DQ11 =91 DQ12 =103, DQ13 =103, DQ14 =103, DQ15 =103 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =708 (2 ,5, 36) DQ OEN =(2 ,2) Update DQM dly =708 (2 ,5, 36) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH1 RK1 DATLAT Default: 0xb 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -53 -> 252, step: 4 iDelay=199, Bit 0, Center 108 (31 ~ 186) 156 iDelay=199, Bit 1, Center 98 (19 ~ 178) 160 iDelay=199, Bit 2, Center 94 (15 ~ 174) 160 iDelay=199, Bit 3, Center 102 (19 ~ 186) 168 iDelay=199, Bit 4, Center 106 (23 ~ 190) 168 iDelay=199, Bit 5, Center 116 (35 ~ 198) 164 iDelay=199, Bit 6, Center 110 (27 ~ 194) 168 iDelay=199, Bit 7, Center 102 (23 ~ 182) 160 iDelay=199, Bit 8, Center 84 (-1 ~ 170) 172 iDelay=199, Bit 9, Center 90 (7 ~ 174) 168 iDelay=199, Bit 10, Center 98 (15 ~ 182) 168 iDelay=199, Bit 11, Center 92 (7 ~ 178) 172 iDelay=199, Bit 12, Center 106 (19 ~ 194) 176 iDelay=199, Bit 13, Center 102 (15 ~ 190) 176 iDelay=199, Bit 14, Center 102 (15 ~ 190) 176 iDelay=199, Bit 15, Center 104 (15 ~ 194) 180 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 104, DQM1 = 97 DQ Delay: DQ0 =108, DQ1 =98, DQ2 =94, DQ3 =102 DQ4 =106, DQ5 =116, DQ6 =110, DQ7 =102 DQ8 =84, DQ9 =90, DQ10 =98, DQ11 =92 DQ12 =106, DQ13 =102, DQ14 =102, DQ15 =104 [DQSOSCAuto] RK1, (LSB)MR18= 0x2401, (MSB)MR19= 0x505, tDQSOscB0 = 421 ps tDQSOscB1 = 410 ps CH1 RK1: MR19=505, MR18=2401 CH1_RK1: MR19=0x505, MR18=0x2401, DQSOSC=410, MR23=63, INC=64, DEC=42 [RxdqsGatingPostProcess] freq 933 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 11, RK1: 11, Final_Datlat 11 sync_frequency_calibration_params sync calibration params of frequency 933 to shu:3 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1866 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 53, TRFC_05T 1, TXREFCNT 68, TRFCpb 21, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 650000 Read voltage for 400, 6 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU2, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=20 sv_algorithm_assistance_LP4_800 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 800 CKR = 1 DQ_P2S_RATIO = 4 =================================== CA_P2S_RATIO = 4 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 1 CA_SEMI_OPEN = 1 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 4 DQ_AAMCK_DIV = 0 CA_AAMCK_DIV = 0 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 800 CA_MCKIO = 400 MCKIO_SEMI = 400 PLL_FREQ = 3016 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 32 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 800,PCW = 0X7400 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration WARN: tr->DQ_AAMCK_DIV= 0, Because of DQ_SEMI_OPEN, It's don't care.<<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 0 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 19 dramType 5, freq 400, readDBI 0, DivMode 2, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=800, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (4,1) DQS_OE = (3,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=33, u1VrefScanEnd=33 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == Write leveling (Byte 0): 40 => 8 Write leveling (Byte 1): 32 => 0 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 1, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 2, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 3, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 4, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 5, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 6, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 7, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 8, Center -43 (-282 ~ 197) 480 iDelay=230, Bit 9, Center -43 (-282 ~ 197) 480 iDelay=230, Bit 10, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 11, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 12, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 13, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 14, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 15, Center -27 (-266 ~ 213) 480 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 27, DQS1 = 43 DQM Delay: DQM0 = 13, DQM1 = 12 DQ Delay: DQ0 =8, DQ1 =16, DQ2 =8, DQ3 =8 DQ4 =16, DQ5 =0, DQ6 =24, DQ7 =24 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =8 DQ12 =16, DQ13 =16, DQ14 =24, DQ15 =16 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =572 (4 ,1, 28) DQ OEN =(3 ,2) Update DQM dly =572 (4 ,1, 28) DQM OEN =(3 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =572 (4 ,1, 28) DQ OEN =(3 ,2) Update DQM dly =572 (4 ,1, 28) DQM OEN =(3 ,2) [DATLAT] Freq=400, CH0 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -327 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 48 Final RX Vref Byte 0 = 59 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 59 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 28, DQS1 = 48 DQM Delay: DQM0 = 11, DQM1 = 15 DQ Delay: DQ0 =8, DQ1 =12, DQ2 =8, DQ3 =8 DQ4 =12, DQ5 =0, DQ6 =24, DQ7 =20 DQ8 =8, DQ9 =0, DQ10 =16, DQ11 =12 DQ12 =20, DQ13 =16, DQ14 =28, DQ15 =24 [DQSOSCAuto] RK0, (LSB)MR18= 0xb2aa, (MSB)MR19= 0xc0c, tDQSOscB0 = 388 ps tDQSOscB1 = 387 ps CH0 RK0: MR19=C0C, MR18=B2AA CH0_RK0: MR19=0xC0C, MR18=0xB2AA, DQSOSC=387, MR23=63, INC=394, DEC=262 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 1, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 2, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 3, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 4, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 5, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 6, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 7, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 8, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 9, Center -43 (-282 ~ 197) 480 iDelay=230, Bit 10, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 11, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 12, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 13, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 14, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 15, Center -19 (-250 ~ 213) 464 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 27, DQS1 = 43 DQM Delay: DQM0 = 9, DQM1 = 16 DQ Delay: DQ0 =8, DQ1 =8, DQ2 =8, DQ3 =8 DQ4 =8, DQ5 =0, DQ6 =16, DQ7 =16 DQ8 =8, DQ9 =0, DQ10 =16, DQ11 =16 DQ12 =16, DQ13 =24, DQ14 =24, DQ15 =24 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (4 ,2, 5) DQ OEN =(3 ,3) Update DQM dly =581 (4 ,2, 5) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =577 (4 ,2, 1) DQ OEN =(3 ,3) Update DQM dly =577 (4 ,2, 1) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (4 ,2, 5) DQ OEN =(3 ,3) Update DQM dly =581 (4 ,2, 5) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =577 (4 ,2, 1) DQ OEN =(3 ,3) Update DQM dly =577 (4 ,2, 1) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH0 RK1 DATLAT Default: 0xe 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -327 -> 252, step: 8 iDelay=217, Bit 0, Center -20 (-247 ~ 208) 456 iDelay=217, Bit 1, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 2, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 3, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 4, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 5, Center -28 (-255 ~ 200) 456 iDelay=217, Bit 6, Center -8 (-231 ~ 216) 448 iDelay=217, Bit 7, Center -8 (-231 ~ 216) 448 iDelay=217, Bit 8, Center -36 (-263 ~ 192) 456 iDelay=217, Bit 9, Center -40 (-263 ~ 184) 448 iDelay=217, Bit 10, Center -28 (-255 ~ 200) 456 iDelay=217, Bit 11, Center -32 (-255 ~ 192) 448 iDelay=217, Bit 12, Center -24 (-247 ~ 200) 448 iDelay=217, Bit 13, Center -24 (-247 ~ 200) 448 iDelay=217, Bit 14, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 15, Center -20 (-239 ~ 200) 440 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 28, DQS1 = 40 DQM Delay: DQM0 = 11, DQM1 = 12 DQ Delay: DQ0 =8, DQ1 =12, DQ2 =8, DQ3 =8 DQ4 =12, DQ5 =0, DQ6 =20, DQ7 =20 DQ8 =4, DQ9 =0, DQ10 =12, DQ11 =8 DQ12 =16, DQ13 =16, DQ14 =24, DQ15 =20 [DQSOSCAuto] RK1, (LSB)MR18= 0xbb6f, (MSB)MR19= 0xc0c, tDQSOscB0 = 395 ps tDQSOscB1 = 386 ps CH0 RK1: MR19=C0C, MR18=BB6F CH0_RK1: MR19=0xC0C, MR18=0xBB6F, DQSOSC=386, MR23=63, INC=396, DEC=264 [RxdqsGatingPostProcess] freq 400 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 14, RK1: 14, Final_Datlat 14 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=33, u1VrefScanEnd=33 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 33 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == Write leveling (Byte 0): 40 => 8 Write leveling (Byte 1): 32 => 0 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 1, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 2, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 3, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 4, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 5, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 6, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 7, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 8, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 9, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 10, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 11, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 12, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 13, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 14, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 15, Center -19 (-266 ~ 229) 496 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 27, DQS1 = 35 DQM Delay: DQM0 = 6, DQM1 = 9 DQ Delay: DQ0 =8, DQ1 =0, DQ2 =0, DQ3 =0 DQ4 =8, DQ5 =16, DQ6 =16, DQ7 =0 DQ8 =0, DQ9 =0, DQ10 =8, DQ11 =8 DQ12 =24, DQ13 =8, DQ14 =8, DQ15 =16 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =572 (4 ,1, 28) DQ OEN =(3 ,2) Update DQM dly =572 (4 ,1, 28) DQM OEN =(3 ,2) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =572 (4 ,1, 28) DQ OEN =(3 ,2) Update DQM dly =572 (4 ,1, 28) DQM OEN =(3 ,2) [DATLAT] Freq=400, CH1 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -311 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Final RX Vref Byte 0 = 53 to rank0 Final RX Vref Byte 1 = 53 to rank0 Final RX Vref Byte 0 = 53 to rank1 Final RX Vref Byte 1 = 53 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 28, DQS1 = 40 DQM Delay: DQM0 = 9, DQM1 = 12 DQ Delay: DQ0 =16, DQ1 =4, DQ2 =0, DQ3 =8 DQ4 =4, DQ5 =20, DQ6 =16, DQ7 =4 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =4 DQ12 =24, DQ13 =20, DQ14 =16, DQ15 =16 [DQSOSCAuto] RK0, (LSB)MR18= 0x96d2, (MSB)MR19= 0xc0c, tDQSOscB0 = 383 ps tDQSOscB1 = 391 ps CH1 RK0: MR19=C0C, MR18=96D2 CH1_RK0: MR19=0xC0C, MR18=0x96D2, DQSOSC=383, MR23=63, INC=402, DEC=268 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 1, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 2, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 3, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 4, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 5, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 6, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 7, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 8, Center -43 (-282 ~ 197) 480 iDelay=230, Bit 9, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 10, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 11, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 12, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 13, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 14, Center -19 (-266 ~ 229) 496 iDelay=230, Bit 15, Center -11 (-250 ~ 229) 480 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 35, DQS1 = 43 DQM Delay: DQM0 = 18, DQM1 = 19 DQ Delay: DQ0 =24, DQ1 =16, DQ2 =0, DQ3 =16 DQ4 =16, DQ5 =32, DQ6 =24, DQ7 =16 DQ8 =0, DQ9 =8, DQ10 =16, DQ11 =16 DQ12 =32, DQ13 =24, DQ14 =24, DQ15 =32 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (4 ,2, 5) DQ OEN =(3 ,3) Update DQM dly =581 (4 ,2, 5) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =577 (4 ,2, 1) DQ OEN =(3 ,3) Update DQM dly =577 (4 ,2, 1) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (4 ,2, 5) DQ OEN =(3 ,3) Update DQM dly =581 (4 ,2, 5) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =577 (4 ,2, 1) DQ OEN =(3 ,3) Update DQM dly =577 (4 ,2, 1) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH1 RK1 DATLAT Default: 0xe 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -327 -> 252, step: 8 iDelay=217, Bit 0, Center -12 (-231 ~ 208) 440 iDelay=217, Bit 1, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 2, Center -28 (-247 ~ 192) 440 iDelay=217, Bit 3, Center -20 (-247 ~ 208) 456 iDelay=217, Bit 4, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 5, Center -12 (-239 ~ 216) 456 iDelay=217, Bit 6, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 7, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 8, Center -36 (-263 ~ 192) 456 iDelay=217, Bit 9, Center -36 (-263 ~ 192) 456 iDelay=217, Bit 10, Center -24 (-247 ~ 200) 448 iDelay=217, Bit 11, Center -28 (-255 ~ 200) 456 iDelay=217, Bit 12, Center -20 (-247 ~ 208) 456 iDelay=217, Bit 13, Center -20 (-247 ~ 208) 456 iDelay=217, Bit 14, Center -20 (-247 ~ 208) 456 iDelay=217, Bit 15, Center -12 (-239 ~ 216) 456 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 28, DQS1 = 36 DQM Delay: DQM0 = 10, DQM1 = 11 DQ Delay: DQ0 =16, DQ1 =8, DQ2 =0, DQ3 =8 DQ4 =12, DQ5 =16, DQ6 =12, DQ7 =8 DQ8 =0, DQ9 =0, DQ10 =12, DQ11 =8 DQ12 =16, DQ13 =16, DQ14 =16, DQ15 =24 [DQSOSCAuto] RK1, (LSB)MR18= 0xa74f, (MSB)MR19= 0xc0c, tDQSOscB0 = 399 ps tDQSOscB1 = 389 ps CH1 RK1: MR19=C0C, MR18=A74F CH1_RK1: MR19=0xC0C, MR18=0xA74F, DQSOSC=389, MR23=63, INC=390, DEC=260 [RxdqsGatingPostProcess] freq 400 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 14, RK1: 14, Final_Datlat 14 sync_frequency_calibration_params sync calibration params of frequency 400 to shu:6 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 800 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : NO K RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : NO K RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 44, TRFC_05T 0, TXREFCNT 58, TRFCpb 16, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 725000 Read voltage for 1600, 0 Vio18 = 0 Vcore = 725000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU1, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=13 sv_algorithm_assistance_LP4_3733 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 0 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 0 NEW_8X_MODE = 1 =================================== =================================== data_rate = 3200 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 0 CA_PREDIV_EN = 0 PH8_DLY = 12 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 1600 CA_MCKIO = 1600 MCKIO_SEMI = 0 PLL_FREQ = 3068 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 3200,PCW = 0X7600 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] DLL <<<<<<<< [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:2 B1:0 CA:1 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = -4 [-4] MAX Duty = 5031%(X100), DQS PI = 30 [-4] MIN Duty = 4844%(X100), DQS PI = 0 [-4] AVG Duty = 4937%(X100) CH0 CLK Duty spec in!! Max-Min= 187% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5249%(X100), DQS PI = 32 [0] MIN Duty = 4969%(X100), DQS PI = 0 [0] AVG Duty = 5109%(X100) ==DQS 1 == Final DQS duty delay cell = -4 [-4] MAX Duty = 5125%(X100), DQS PI = 46 [-4] MIN Duty = 4844%(X100), DQS PI = 4 [-4] AVG Duty = 4984%(X100) CH0 DQS 0 Duty spec in!! Max-Min= 280% CH0 DQS 1 Duty spec in!! Max-Min= 281% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 26 [0] MIN Duty = 4844%(X100), DQS PI = 0 [0] AVG Duty = 4968%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5280%(X100), DQS PI = 46 [0] MIN Duty = 5031%(X100), DQS PI = 10 [0] AVG Duty = 5155%(X100) CH0 DQM 0 Duty spec in!! Max-Min= 249% CH0 DQM 1 Duty spec in!! Max-Min= 249% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5124%(X100), DQS PI = 34 [0] MIN Duty = 5000%(X100), DQS PI = 16 [0] AVG Duty = 5062%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 4969%(X100), DQS PI = 42 [0] MIN Duty = 4875%(X100), DQS PI = 10 [0] AVG Duty = 4922%(X100) CH0 DQ 0 Duty spec in!! Max-Min= 124% CH0 DQ 1 Duty spec in!! Max-Min= 94% [DutyScan_Calibration_Flow] ====Done==== == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:0 B1:-1 CA:2 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 40 [0] MIN Duty = 4906%(X100), DQS PI = 14 [0] AVG Duty = 5031%(X100) CH1 CLK Duty spec in!! Max-Min= 250% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 8 [0] MIN Duty = 4969%(X100), DQS PI = 50 [0] AVG Duty = 5015%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 28 [0] MIN Duty = 4844%(X100), DQS PI = 2 [0] AVG Duty = 5015%(X100) CH1 DQS 0 Duty spec in!! Max-Min= 93% CH1 DQS 1 Duty spec in!! Max-Min= 343% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 4 [4] MAX Duty = 5156%(X100), DQS PI = 24 [4] MIN Duty = 4969%(X100), DQS PI = 2 [4] AVG Duty = 5062%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5312%(X100), DQS PI = 26 [0] MIN Duty = 4907%(X100), DQS PI = 2 [0] AVG Duty = 5109%(X100) CH1 DQM 0 Duty spec in!! Max-Min= 187% CH1 DQM 1 Duty spec in!! Max-Min= 405% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 22 [0] MIN Duty = 4969%(X100), DQS PI = 0 [0] AVG Duty = 5031%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5094%(X100), DQS PI = 32 [0] MIN Duty = 4813%(X100), DQS PI = 2 [0] AVG Duty = 4953%(X100) CH1 DQ 0 Duty spec in!! Max-Min= 124% CH1 DQ 1 Duty spec in!! Max-Min= 281% [DutyScan_Calibration_Flow] ====Done==== nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 5 dramType 5, freq 1600, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:5-WL:14 [TX_path_calculate] data rate=3200, WL=14, DQS_TotalUI=29 [TX_path_calculate] DQS = (3,5) DQS_OE = (3,2) [MiockJmeterHQA] [DramcMiockJmeter] u1RxGatingPI = 0 0 : 4252, 4027 4 : 4252, 4027 8 : 4255, 4029 12 : 4252, 4027 16 : 4252, 4027 20 : 4363, 4138 24 : 4253, 4026 28 : 4363, 4137 32 : 4253, 4026 36 : 4253, 4027 40 : 4252, 4027 44 : 4252, 4027 48 : 4366, 4140 52 : 4365, 4140 56 : 4255, 4029 60 : 4254, 4029 64 : 4361, 4138 68 : 4250, 4027 72 : 4363, 4140 76 : 4250, 4027 80 : 4250, 4027 84 : 4250, 4026 88 : 4252, 3669 92 : 4361, 0 96 : 4363, 0 100 : 4250, 0 104 : 4363, 0 108 : 4361, 0 112 : 4250, 0 116 : 4250, 0 120 : 4250, 0 124 : 4361, 0 128 : 4250, 0 132 : 4251, 0 136 : 4249, 0 140 : 4253, 0 144 : 4250, 0 148 : 4250, 0 152 : 4255, 0 156 : 4360, 0 160 : 4361, 0 164 : 4250, 0 168 : 4250, 0 172 : 4250, 0 176 : 4363, 0 180 : 4255, 0 184 : 4250, 0 188 : 4361, 0 192 : 4250, 0 196 : 4250, 0 200 : 4250, 1 204 : 4253, 2040 208 : 4250, 4027 212 : 4250, 4027 216 : 4360, 4137 220 : 4250, 4027 224 : 4361, 4137 228 : 4360, 4137 232 : 4250, 4027 236 : 4250, 4027 240 : 4363, 4138 244 : 4250, 4027 248 : 4250, 4026 252 : 4252, 4029 256 : 4252, 4029 260 : 4253, 4029 264 : 4361, 4138 268 : 4255, 4029 272 : 4250, 4027 276 : 4255, 4030 280 : 4363, 4140 284 : 4363, 4138 288 : 4250, 4027 292 : 4363, 4140 296 : 4250, 4027 300 : 4250, 4027 304 : 4252, 4029 308 : 4252, 4030 312 : 4253, 4005 316 : 4361, 2344 320 : 4255, 40 MIOCK jitter meter ch=0 1T = (320-92) = 228 dly cells Clock freq = 1534 MHz, period = 651 ps, 1 dly cell = 285/100 ps == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 42 (12~72) winsize 61 [CA 1] Center 42 (12~72) winsize 61 [CA 2] Center 37 (7~67) winsize 61 [CA 3] Center 37 (7~67) winsize 61 [CA 4] Center 36 (6~66) winsize 61 [CA 5] Center 35 (5~65) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=42 (12~72),Diff = 7 PI (23 cell) CA1 delay=42 (12~72),Diff = 7 PI (23 cell) CA2 delay=37 (7~67),Diff = 2 PI (6 cell) CA3 delay=37 (7~67),Diff = 2 PI (6 cell) CA4 delay=36 (6~66),Diff = 1 PI (3 cell) CA5 delay=35 (5~65),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=35 [CBTSetCACLKResult] CA Dly = 35 CS Dly: 9 (0~40) [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=0 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 43 (13~73) winsize 61 [CA 1] Center 43 (13~73) winsize 61 [CA 2] Center 37 (8~67) winsize 60 [CA 3] Center 38 (8~68) winsize 61 [CA 4] Center 36 (6~67) winsize 62 [CA 5] Center 36 (7~66) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 0: 30 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=42 (13~72),Diff = 6 PI (20 cell) CA1 delay=42 (13~72),Diff = 6 PI (20 cell) CA2 delay=37 (8~67),Diff = 1 PI (3 cell) CA3 delay=37 (8~67),Diff = 1 PI (3 cell) CA4 delay=36 (6~66),Diff = 0 PI (0 cell) CA5 delay=36 (7~65),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 10 (0~43) [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=0 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 37 => 37 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2b2b | 0 1 | (0 0) (1 1) 1 4 12 | B1->B0 | 2323 3434 | 0 1 | (0 0) (1 1) 1 4 16 | B1->B0 | 2424 3434 | 0 1 | (0 0) (1 1) 1 4 20 | B1->B0 | 3232 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 3434 3030 | 1 1 | (1 1) (1 1) 1 5 12 | B1->B0 | 3434 2323 | 1 0 | (1 1) (1 0) 1 5 16 | B1->B0 | 3434 2323 | 1 0 | (1 0) (0 0) 1 5 20 | B1->B0 | 2b2b 2323 | 1 0 | (1 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 4140 | 0 1 | (0 0) (0 0) 1 6 12 | B1->B0 | 2323 4646 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 2c2c 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 3d3d 4646 | 1 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 10) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 1 9 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 20) best DQS0 dly(MCK, UI, PI) = (1, 9, 10) best DQS1 dly(MCK, UI, PI) = (1, 9, 20) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 20) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 139 (88 ~ 191) 104 iDelay=200, Bit 1, Center 139 (88 ~ 191) 104 iDelay=200, Bit 2, Center 135 (88 ~ 183) 96 iDelay=200, Bit 3, Center 135 (88 ~ 183) 96 iDelay=200, Bit 4, Center 139 (88 ~ 191) 104 iDelay=200, Bit 5, Center 127 (72 ~ 183) 112 iDelay=200, Bit 6, Center 147 (96 ~ 199) 104 iDelay=200, Bit 7, Center 147 (96 ~ 199) 104 iDelay=200, Bit 8, Center 119 (64 ~ 175) 112 iDelay=200, Bit 9, Center 115 (64 ~ 167) 104 iDelay=200, Bit 10, Center 123 (72 ~ 175) 104 iDelay=200, Bit 11, Center 123 (64 ~ 183) 120 iDelay=200, Bit 12, Center 131 (80 ~ 183) 104 iDelay=200, Bit 13, Center 127 (80 ~ 175) 96 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 135 (88 ~ 183) 96 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 138, DQM1 = 126 DQ Delay: DQ0 =139, DQ1 =139, DQ2 =135, DQ3 =135 DQ4 =139, DQ5 =127, DQ6 =147, DQ7 =147 DQ8 =119, DQ9 =115, DQ10 =123, DQ11 =123 DQ12 =131, DQ13 =127, DQ14 =135, DQ15 =135 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =992 (3 ,6, 32) DQ OEN =(3 ,3) Update DQM dly =992 (3 ,6, 32) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =985 (3 ,6, 25) DQ OEN =(3 ,3) Update DQM dly =985 (3 ,6, 25) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 12, minWin=22, winSum=381 TX Vref=18, minBit 12, minWin=22, winSum=388 TX Vref=20, minBit 7, minWin=23, winSum=393 TX Vref=22, minBit 12, minWin=23, winSum=402 TX Vref=24, minBit 0, minWin=25, winSum=417 TX Vref=26, minBit 4, minWin=25, winSum=424 TX Vref=28, minBit 2, minWin=25, winSum=430 TX Vref=30, minBit 0, minWin=26, winSum=426 TX Vref=32, minBit 0, minWin=25, winSum=414 TX Vref=34, minBit 2, minWin=24, winSum=408 TX Vref=36, minBit 0, minWin=24, winSum=396 [TxChooseVref] Worse bit 0, Min win 26, Win sum 426, Final Vref 30 Final TX Range 0 Vref 30 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=10 cells (3 PI) u2DelayCellOfst[1]=17 cells (5 PI) u2DelayCellOfst[2]=10 cells (3 PI) u2DelayCellOfst[3]=10 cells (3 PI) u2DelayCellOfst[4]=6 cells (2 PI) u2DelayCellOfst[5]=0 cells (0 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=13 cells (4 PI) Update DQ dly =990 (3 ,6, 30) DQ OEN =(3 ,3) Update DQM dly =992 (3 ,6, 32) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=0 cells (0 PI) u2DelayCellOfst[10]=6 cells (2 PI) u2DelayCellOfst[11]=3 cells (1 PI) u2DelayCellOfst[12]=13 cells (4 PI) u2DelayCellOfst[13]=13 cells (4 PI) u2DelayCellOfst[14]=13 cells (4 PI) u2DelayCellOfst[15]=10 cells (3 PI) Update DQ dly =982 (3 ,6, 22) DQ OEN =(3 ,3) Update DQM dly =984 (3 ,6, 24) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =736 (2 ,6, 32) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =726 (2 ,6, 22) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH0 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 24 -> 127 RX Vref 24 -> 127, step: 1 RX Delay 19 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 24 [Byte1]: 24 Set Vref, RX VrefLevel [Byte0]: 25 [Byte1]: 25 Set Vref, RX VrefLevel [Byte0]: 26 [Byte1]: 26 Set Vref, RX VrefLevel [Byte0]: 27 [Byte1]: 27 Set Vref, RX VrefLevel [Byte0]: 28 [Byte1]: 28 Set Vref, RX VrefLevel [Byte0]: 29 [Byte1]: 29 Set Vref, RX VrefLevel [Byte0]: 30 [Byte1]: 30 Set Vref, RX VrefLevel [Byte0]: 31 [Byte1]: 31 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Set Vref, RX VrefLevel [Byte0]: 76 [Byte1]: 76 Set Vref, RX VrefLevel [Byte0]: 77 [Byte1]: 77 Final RX Vref Byte 0 = 57 to rank0 Final RX Vref Byte 1 = 60 to rank0 Final RX Vref Byte 0 = 57 to rank1 Final RX Vref Byte 1 = 60 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 135, DQM1 = 124 DQ Delay: DQ0 =136, DQ1 =138, DQ2 =132, DQ3 =132 DQ4 =138, DQ5 =124, DQ6 =142, DQ7 =144 DQ8 =114, DQ9 =110, DQ10 =126, DQ11 =118 DQ12 =128, DQ13 =128, DQ14 =136, DQ15 =134 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4141, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK0, (LSB)MR18= 0x1b19, (MSB)MR19= 0x303, tDQSOscB0 = 397 ps tDQSOscB1 = 396 ps CH0 RK0: MR19=303, MR18=1B19 CH0_RK0: MR19=0x303, MR18=0x1B19, DQSOSC=396, MR23=63, INC=23, DEC=15 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 38 => 38 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 2423 3232 | 1 0 | (0 0) (0 0) 1 4 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 1 5 12 | B1->B0 | 3434 2727 | 0 0 | (0 1) (0 0) 1 5 16 | B1->B0 | 2c2c 2323 | 0 0 | (1 0) (0 0) 1 5 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 3434 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 3131 4545 | 0 1 | (1 1) (0 0) 1 6 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 12) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 14) best DQS0 dly(MCK, UI, PI) = (1, 9, 12) best DQS1 dly(MCK, UI, PI) = (1, 9, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 12) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 135 (80 ~ 191) 112 iDelay=200, Bit 1, Center 139 (88 ~ 191) 104 iDelay=200, Bit 2, Center 135 (80 ~ 191) 112 iDelay=200, Bit 3, Center 131 (80 ~ 183) 104 iDelay=200, Bit 4, Center 139 (88 ~ 191) 104 iDelay=200, Bit 5, Center 127 (72 ~ 183) 112 iDelay=200, Bit 6, Center 143 (88 ~ 199) 112 iDelay=200, Bit 7, Center 143 (88 ~ 199) 112 iDelay=200, Bit 8, Center 115 (64 ~ 167) 104 iDelay=200, Bit 9, Center 111 (56 ~ 167) 112 iDelay=200, Bit 10, Center 123 (72 ~ 175) 104 iDelay=200, Bit 11, Center 123 (72 ~ 175) 104 iDelay=200, Bit 12, Center 127 (72 ~ 183) 112 iDelay=200, Bit 13, Center 131 (80 ~ 183) 104 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 135 (80 ~ 191) 112 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 136, DQM1 = 125 DQ Delay: DQ0 =135, DQ1 =139, DQ2 =135, DQ3 =131 DQ4 =139, DQ5 =127, DQ6 =143, DQ7 =143 DQ8 =115, DQ9 =111, DQ10 =123, DQ11 =123 DQ12 =127, DQ13 =131, DQ14 =135, DQ15 =135 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =994 (3 ,6, 34) DQ OEN =(3 ,3) Update DQM dly =994 (3 ,6, 34) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =983 (3 ,6, 23) DQ OEN =(3 ,3) Update DQM dly =983 (3 ,6, 23) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 8, minWin=22, winSum=391 TX Vref=18, minBit 1, minWin=24, winSum=400 TX Vref=20, minBit 8, minWin=24, winSum=409 TX Vref=22, minBit 0, minWin=25, winSum=414 TX Vref=24, minBit 2, minWin=25, winSum=419 TX Vref=26, minBit 0, minWin=26, winSum=428 TX Vref=28, minBit 0, minWin=26, winSum=430 TX Vref=30, minBit 8, minWin=25, winSum=427 TX Vref=32, minBit 1, minWin=25, winSum=420 TX Vref=34, minBit 2, minWin=24, winSum=409 TX Vref=36, minBit 2, minWin=24, winSum=399 [TxChooseVref] Worse bit 0, Min win 26, Win sum 430, Final Vref 28 Final TX Range 0 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=13 cells (4 PI) u2DelayCellOfst[1]=20 cells (6 PI) u2DelayCellOfst[2]=13 cells (4 PI) u2DelayCellOfst[3]=13 cells (4 PI) u2DelayCellOfst[4]=10 cells (3 PI) u2DelayCellOfst[5]=0 cells (0 PI) u2DelayCellOfst[6]=20 cells (6 PI) u2DelayCellOfst[7]=20 cells (6 PI) Update DQ dly =991 (3 ,6, 31) DQ OEN =(3 ,3) Update DQM dly =994 (3 ,6, 34) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=3 cells (1 PI) u2DelayCellOfst[9]=0 cells (0 PI) u2DelayCellOfst[10]=6 cells (2 PI) u2DelayCellOfst[11]=3 cells (1 PI) u2DelayCellOfst[12]=13 cells (4 PI) u2DelayCellOfst[13]=13 cells (4 PI) u2DelayCellOfst[14]=13 cells (4 PI) u2DelayCellOfst[15]=10 cells (3 PI) Update DQ dly =981 (3 ,6, 21) DQ OEN =(3 ,3) Update DQM dly =983 (3 ,6, 23) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =737 (2 ,6, 33) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =725 (2 ,6, 21) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH0 RK1 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 11 -> 252, step: 4 iDelay=191, Bit 0, Center 132 (83 ~ 182) 100 iDelay=191, Bit 1, Center 136 (87 ~ 186) 100 iDelay=191, Bit 2, Center 128 (79 ~ 178) 100 iDelay=191, Bit 3, Center 130 (83 ~ 178) 96 iDelay=191, Bit 4, Center 134 (87 ~ 182) 96 iDelay=191, Bit 5, Center 124 (75 ~ 174) 100 iDelay=191, Bit 6, Center 140 (91 ~ 190) 100 iDelay=191, Bit 7, Center 140 (91 ~ 190) 100 iDelay=191, Bit 8, Center 116 (67 ~ 166) 100 iDelay=191, Bit 9, Center 110 (59 ~ 162) 104 iDelay=191, Bit 10, Center 126 (79 ~ 174) 96 iDelay=191, Bit 11, Center 118 (67 ~ 170) 104 iDelay=191, Bit 12, Center 128 (75 ~ 182) 108 iDelay=191, Bit 13, Center 128 (79 ~ 178) 100 iDelay=191, Bit 14, Center 132 (79 ~ 186) 108 iDelay=191, Bit 15, Center 130 (79 ~ 182) 104 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 133, DQM1 = 123 DQ Delay: DQ0 =132, DQ1 =136, DQ2 =128, DQ3 =130 DQ4 =134, DQ5 =124, DQ6 =140, DQ7 =140 DQ8 =116, DQ9 =110, DQ10 =126, DQ11 =118 DQ12 =128, DQ13 =128, DQ14 =132, DQ15 =130 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4141, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK1, (LSB)MR18= 0x210f, (MSB)MR19= 0x303, tDQSOscB0 = 402 ps tDQSOscB1 = 393 ps CH0 RK1: MR19=303, MR18=210F CH0_RK1: MR19=0x303, MR18=0x210F, DQSOSC=393, MR23=63, INC=23, DEC=15 [RxdqsGatingPostProcess] freq 1600 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 15, RK1: 15, Final_Datlat 15 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 40 (11~70) winsize 60 [CA 1] Center 41 (11~71) winsize 61 [CA 2] Center 37 (8~67) winsize 60 [CA 3] Center 36 (7~66) winsize 60 [CA 4] Center 36 (6~67) winsize 62 [CA 5] Center 36 (6~66) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 0: 30 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=40 (11~70),Diff = 4 PI (13 cell) CA1 delay=41 (11~71),Diff = 5 PI (17 cell) CA2 delay=37 (8~67),Diff = 1 PI (3 cell) CA3 delay=36 (7~66),Diff = 0 PI (0 cell) CA4 delay=36 (6~67),Diff = 0 PI (0 cell) CA5 delay=36 (6~66),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 8 (0~39) [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=0 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 42 (13~72) winsize 60 [CA 1] Center 41 (11~71) winsize 61 [CA 2] Center 37 (8~67) winsize 60 [CA 3] Center 37 (8~66) winsize 59 [CA 4] Center 37 (8~67) winsize 60 [CA 5] Center 36 (7~66) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=41 (13~70),Diff = 5 PI (17 cell) CA1 delay=41 (11~71),Diff = 5 PI (17 cell) CA2 delay=37 (8~67),Diff = 1 PI (3 cell) CA3 delay=37 (8~66),Diff = 1 PI (3 cell) CA4 delay=37 (8~67),Diff = 1 PI (3 cell) CA5 delay=36 (7~66),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 9 (0~42) [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=0 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 23 => 23 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2f2f 3333 | 1 1 | (1 1) (1 1) 1 4 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 0) 1 5 8 | B1->B0 | 2f2f 2e2e | 0 0 | (0 0) (1 0) 1 5 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (1 0) 1 5 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 3939 3f3f | 0 1 | (0 0) (0 0) 1 6 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 6) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 10) best DQS0 dly(MCK, UI, PI) = (1, 9, 6) best DQS1 dly(MCK, UI, PI) = (1, 9, 10) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 6) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 10) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 139 (96 ~ 183) 88 iDelay=200, Bit 1, Center 135 (88 ~ 183) 96 iDelay=200, Bit 2, Center 123 (72 ~ 175) 104 iDelay=200, Bit 3, Center 139 (88 ~ 191) 104 iDelay=200, Bit 4, Center 135 (80 ~ 191) 112 iDelay=200, Bit 5, Center 147 (96 ~ 199) 104 iDelay=200, Bit 6, Center 147 (96 ~ 199) 104 iDelay=200, Bit 7, Center 135 (88 ~ 183) 96 iDelay=200, Bit 8, Center 119 (64 ~ 175) 112 iDelay=200, Bit 9, Center 119 (72 ~ 167) 96 iDelay=200, Bit 10, Center 131 (80 ~ 183) 104 iDelay=200, Bit 11, Center 127 (80 ~ 175) 96 iDelay=200, Bit 12, Center 139 (88 ~ 191) 104 iDelay=200, Bit 13, Center 135 (80 ~ 191) 112 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 135 (80 ~ 191) 112 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 137, DQM1 = 130 DQ Delay: DQ0 =139, DQ1 =135, DQ2 =123, DQ3 =139 DQ4 =135, DQ5 =147, DQ6 =147, DQ7 =135 DQ8 =119, DQ9 =119, DQ10 =131, DQ11 =127 DQ12 =139, DQ13 =135, DQ14 =135, DQ15 =135 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =980 (3 ,6, 20) DQ OEN =(3 ,3) Update DQM dly =980 (3 ,6, 20) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =980 (3 ,6, 20) DQ OEN =(3 ,3) Update DQM dly =980 (3 ,6, 20) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 10, minWin=22, winSum=372 TX Vref=18, minBit 1, minWin=23, winSum=388 TX Vref=20, minBit 10, minWin=23, winSum=393 TX Vref=22, minBit 10, minWin=24, winSum=406 TX Vref=24, minBit 15, minWin=23, winSum=412 TX Vref=26, minBit 15, minWin=25, winSum=424 TX Vref=28, minBit 12, minWin=25, winSum=424 TX Vref=30, minBit 8, minWin=25, winSum=416 TX Vref=32, minBit 13, minWin=24, winSum=410 TX Vref=34, minBit 11, minWin=23, winSum=395 [TxChooseVref] Worse bit 15, Min win 25, Win sum 424, Final Vref 26 Final TX Range 0 Vref 26 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=17 cells (5 PI) u2DelayCellOfst[1]=6 cells (2 PI) u2DelayCellOfst[2]=0 cells (0 PI) u2DelayCellOfst[3]=3 cells (1 PI) u2DelayCellOfst[4]=6 cells (2 PI) u2DelayCellOfst[5]=17 cells (5 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=3 cells (1 PI) Update DQ dly =977 (3 ,6, 17) DQ OEN =(3 ,3) Update DQM dly =979 (3 ,6, 19) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=3 cells (1 PI) u2DelayCellOfst[10]=10 cells (3 PI) u2DelayCellOfst[11]=3 cells (1 PI) u2DelayCellOfst[12]=13 cells (4 PI) u2DelayCellOfst[13]=17 cells (5 PI) u2DelayCellOfst[14]=17 cells (5 PI) u2DelayCellOfst[15]=17 cells (5 PI) Update DQ dly =978 (3 ,6, 18) DQ OEN =(3 ,3) Update DQM dly =980 (3 ,6, 20) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =720 (2 ,6, 16) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =721 (2 ,6, 17) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH1 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 24 -> 127 RX Vref 24 -> 127, step: 1 RX Delay 19 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 24 [Byte1]: 24 Set Vref, RX VrefLevel [Byte0]: 25 [Byte1]: 25 Set Vref, RX VrefLevel [Byte0]: 26 [Byte1]: 26 Set Vref, RX VrefLevel [Byte0]: 27 [Byte1]: 27 Set Vref, RX VrefLevel [Byte0]: 28 [Byte1]: 28 Set Vref, RX VrefLevel [Byte0]: 29 [Byte1]: 29 Set Vref, RX VrefLevel [Byte0]: 30 [Byte1]: 30 Set Vref, RX VrefLevel [Byte0]: 31 [Byte1]: 31 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Set Vref, RX VrefLevel [Byte0]: 76 [Byte1]: 76 Set Vref, RX VrefLevel [Byte0]: 77 [Byte1]: 77 Final RX Vref Byte 0 = 57 to rank0 Final RX Vref Byte 1 = 61 to rank0 Final RX Vref Byte 0 = 57 to rank1 Final RX Vref Byte 1 = 61 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 134, DQM1 = 129 DQ Delay: DQ0 =138, DQ1 =128, DQ2 =122, DQ3 =132 DQ4 =132, DQ5 =144, DQ6 =146, DQ7 =132 DQ8 =116, DQ9 =120, DQ10 =134, DQ11 =122 DQ12 =140, DQ13 =134, DQ14 =136, DQ15 =136 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x5151, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK0, (LSB)MR18= 0x1a28, (MSB)MR19= 0x303, tDQSOscB0 = 389 ps tDQSOscB1 = 396 ps CH1 RK0: MR19=303, MR18=1A28 CH1_RK0: MR19=0x303, MR18=0x1A28, DQSOSC=389, MR23=63, INC=24, DEC=16 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 3232 2323 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 3434 2f2f | 1 1 | (1 1) (1 1) 1 4 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 2323 3434 | 0 1 | (1 0) (1 0) 1 5 12 | B1->B0 | 2323 2f2f | 0 0 | (1 0) (0 1) 1 5 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 4242 2323 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 4646 3939 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 10) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 8) best DQS0 dly(MCK, UI, PI) = (1, 9, 10) best DQS1 dly(MCK, UI, PI) = (1, 9, 8) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 8) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 139 (88 ~ 191) 104 iDelay=200, Bit 1, Center 131 (80 ~ 183) 104 iDelay=200, Bit 2, Center 123 (72 ~ 175) 104 iDelay=200, Bit 3, Center 135 (80 ~ 191) 112 iDelay=200, Bit 4, Center 139 (88 ~ 191) 104 iDelay=200, Bit 5, Center 147 (96 ~ 199) 104 iDelay=200, Bit 6, Center 143 (88 ~ 199) 112 iDelay=200, Bit 7, Center 135 (80 ~ 191) 112 iDelay=200, Bit 8, Center 111 (56 ~ 167) 112 iDelay=200, Bit 9, Center 119 (64 ~ 175) 112 iDelay=200, Bit 10, Center 135 (80 ~ 191) 112 iDelay=200, Bit 11, Center 127 (72 ~ 183) 112 iDelay=200, Bit 12, Center 143 (88 ~ 199) 112 iDelay=200, Bit 13, Center 139 (80 ~ 199) 120 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 143 (88 ~ 199) 112 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 136, DQM1 = 131 DQ Delay: DQ0 =139, DQ1 =131, DQ2 =123, DQ3 =135 DQ4 =139, DQ5 =147, DQ6 =143, DQ7 =135 DQ8 =111, DQ9 =119, DQ10 =135, DQ11 =127 DQ12 =143, DQ13 =139, DQ14 =135, DQ15 =143 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =982 (3 ,6, 22) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =981 (3 ,6, 21) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 9, minWin=22, winSum=387 TX Vref=18, minBit 12, minWin=23, winSum=395 TX Vref=20, minBit 1, minWin=25, winSum=408 TX Vref=22, minBit 11, minWin=24, winSum=411 TX Vref=24, minBit 12, minWin=25, winSum=422 TX Vref=26, minBit 14, minWin=25, winSum=423 TX Vref=28, minBit 12, minWin=25, winSum=425 TX Vref=30, minBit 12, minWin=25, winSum=421 TX Vref=32, minBit 0, minWin=25, winSum=410 TX Vref=34, minBit 10, minWin=23, winSum=400 [TxChooseVref] Worse bit 12, Min win 25, Win sum 425, Final Vref 28 Final TX Range 0 Vref 28 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=13 cells (4 PI) u2DelayCellOfst[1]=10 cells (3 PI) u2DelayCellOfst[2]=0 cells (0 PI) u2DelayCellOfst[3]=3 cells (1 PI) u2DelayCellOfst[4]=6 cells (2 PI) u2DelayCellOfst[5]=17 cells (5 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=3 cells (1 PI) Update DQ dly =980 (3 ,6, 20) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=3 cells (1 PI) u2DelayCellOfst[10]=10 cells (3 PI) u2DelayCellOfst[11]=3 cells (1 PI) u2DelayCellOfst[12]=13 cells (4 PI) u2DelayCellOfst[13]=17 cells (5 PI) u2DelayCellOfst[14]=20 cells (6 PI) u2DelayCellOfst[15]=17 cells (5 PI) Update DQ dly =978 (3 ,6, 18) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =723 (2 ,6, 19) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =722 (2 ,6, 18) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH1 RK1 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 11 -> 252, step: 4 iDelay=195, Bit 0, Center 136 (91 ~ 182) 92 iDelay=195, Bit 1, Center 130 (83 ~ 178) 96 iDelay=195, Bit 2, Center 120 (71 ~ 170) 100 iDelay=195, Bit 3, Center 132 (83 ~ 182) 100 iDelay=195, Bit 4, Center 134 (87 ~ 182) 96 iDelay=195, Bit 5, Center 144 (99 ~ 190) 92 iDelay=195, Bit 6, Center 142 (95 ~ 190) 96 iDelay=195, Bit 7, Center 132 (83 ~ 182) 100 iDelay=195, Bit 8, Center 114 (67 ~ 162) 96 iDelay=195, Bit 9, Center 120 (71 ~ 170) 100 iDelay=195, Bit 10, Center 130 (79 ~ 182) 104 iDelay=195, Bit 11, Center 124 (71 ~ 178) 108 iDelay=195, Bit 12, Center 138 (87 ~ 190) 104 iDelay=195, Bit 13, Center 136 (83 ~ 190) 108 iDelay=195, Bit 14, Center 138 (91 ~ 186) 96 iDelay=195, Bit 15, Center 142 (91 ~ 194) 104 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 133, DQM1 = 130 DQ Delay: DQ0 =136, DQ1 =130, DQ2 =120, DQ3 =132 DQ4 =134, DQ5 =144, DQ6 =142, DQ7 =132 DQ8 =114, DQ9 =120, DQ10 =130, DQ11 =124 DQ12 =138, DQ13 =136, DQ14 =138, DQ15 =142 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4545, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK1, (LSB)MR18= 0x1e09, (MSB)MR19= 0x303, tDQSOscB0 = 405 ps tDQSOscB1 = 394 ps CH1 RK1: MR19=303, MR18=1E09 CH1_RK1: MR19=0x303, MR18=0x1E09, DQSOSC=394, MR23=63, INC=23, DEC=15 [RxdqsGatingPostProcess] freq 1600 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 15, RK1: 15, Final_Datlat 15 sync_frequency_calibration_params sync calibration params of frequency 1600 to shu:0 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 3200 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. DramC Write-DBI on PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 100, TRFC_05T 0, TXREFCNT 115, TRFCpb 44, TRFCpb_05T 0 sync_frequency_calibration_params_to_shu sync calibration params of frequency 1600 to shu:1 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [FAST_K] Save calibration result to emmc sync common calibartion params. sync cbt_mode0:1, 1:1 dram_init: ddr_geometry: 2 dram_init: ddr_geometry: 2 dram_init: ddr_geometry: 2 0:dram_rank_size:100000000 1:dram_rank_size:100000000 sync rank num:2, rank0_size:0x100000000, rank1_size:0x100000000 DFS_SHUFFLE_HW_MODE: ON dramc_set_vcore_voltage set vcore to 725000 Read voltage for 1600, 0 Vio18 = 0 Vcore = 725000 Vdram = 0 Vddq = 0 Vmddr = 0 switch to 3200 Mbps bootup [DramcRunTimeConfig] PHYPLL DPM_CONTROL_AFTERK: ON PER_BANK_REFRESH: ON REFRESH_OVERHEAD_REDUCTION: ON CMD_PICG_NEW_MODE: OFF XRTWTW_NEW_MODE: ON XRTRTR_NEW_MODE: ON TX_TRACKING: ON RDSEL_TRACKING: OFF DQS Precalculation for DVFS: ON RX_TRACKING: OFF HW_GATING DBG: ON ZQCS_ENABLE_LP4: ON RX_PICG_NEW_MODE: ON TX_PICG_NEW_MODE: ON ENABLE_RX_DCM_DPHY: ON LOWPOWER_GOLDEN_SETTINGS(DCM): ON DUMMY_READ_FOR_TRACKING: OFF !!! SPM_CONTROL_AFTERK: OFF !!! SPM could not control APHY IMPEDANCE_TRACKING: ON TEMP_SENSOR: ON HW_SAVE_FOR_SR: OFF CLK_FREE_FUN_FOR_DRAMC_PSEL: OFF PA_IMPROVEMENT_FOR_DRAMC_ACTIVE_POWER: OFF Read ODT Tracking: ON Refresh Rate DeBounce: ON DFS_NO_QUEUE_FLUSH: ON DFS_NO_QUEUE_FLUSH_LATENCY_CNT: OFF ENABLE_DFS_RUNTIME_MRW: OFF DDR_RESERVE_NEW_MODE: ON MR_CBT_SWITCH_FREQ: ON ========================= [MEM] 1st complex R/W mem test pass (start addr:0x4c400000) dram_init: ddr_geometry: 2 [MEM] 2nd complex R/W mem test pass (start addr:0x80000000, 0x0 @Rank1) dram_init: dram init end (result: 0) DRAM-K: Full calibration passed in 24473 msecs MRC: failed to locate region type 0. DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 Mapping address range [0x40000000:0x240000000) as cacheable | read-write | non-secure | normal Mapping address range [0x40000000:0x40100000) as non-cacheable | read-write | non-secure | normal Backing address range [0x40000000:0x80000000) with new page table @0x00112000 Backing address range [0x40000000:0x40200000) with new page table @0x00113000 DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 CBMEM: IMD: root @ 0xfffff000 254 entries. IMD: root @ 0xffffec00 62 entries. FMAP: area RO_VPD found @ 3f8000 (32768 bytes) WARNING: RO_VPD is uninitialized or empty. FMAP: area RW_VPD found @ 577000 (16384 bytes) CBFS: Found 'fallback/ramstage' @0x21840 size 0xe01e in mcache @0x00107c80 read SPI 0x42894 0xe01e: 6225 us, 9216 KB/s, 73.728 Mbps BS: romstage times (exec / console): total (unknown) / 23977 ms coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 ramstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception Enumerating buses... Show all devs... Before device enumeration. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 Compare with tree... Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 Root Device scanning... scan_static_bus for Root Device CPU_CLUSTER: 0 enabled scan_static_bus for Root Device done scan_bus: bus Root Device finished in 8 msecs done BS: BS_DEV_ENUMERATE run times (exec / console): 0 / 35 ms FMAP: area RW_MRC_CACHE found @ 57d000 (8192 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 BS: BS_DEV_ENUMERATE exit times (exec / console): 0 / 10 ms Allocating resources... Reading resources... Root Device read_resources bus 0 link: 0 DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 CPU_CLUSTER: 0 read_resources bus 0 link: 0 CPU: 00 missing read_resources CPU_CLUSTER: 0 read_resources bus 0 link: 0 done Root Device read_resources bus 0 link: 0 done Done reading resources. Show resources in subtree (Root Device)...After reading. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 CPU: 00 CPU_CLUSTER: 0 resource base 40000000 size 200000000 align 0 gran 0 limit 0 flags e0004200 index 0 CPU: 00 Root Device assign_resources, bus 0 link: 0 CPU_CLUSTER: 0 missing set_resources Root Device assign_resources, bus 0 link: 0 done Done setting resources. Show resources in subtree (Root Device)...After assigning values. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 CPU: 00 CPU_CLUSTER: 0 resource base 40000000 size 200000000 align 0 gran 0 limit 0 flags e0004200 index 0 CPU: 00 Done allocating resources. BS: BS_DEV_RESOURCES run times (exec / console): 0 / 91 ms Enabling resources... done. BS: BS_DEV_ENABLE run times (exec / console): 0 / 3 ms Initializing devices... Root Device init init hardware done! 0x00000018: ctrlr->caps 52.000 MHz: ctrlr->f_max 0.400 MHz: ctrlr->f_min 0x40ff8080: ctrlr->voltages sclk: 390625 Bus Width = 1 sclk: 390625 Bus Width = 1 Early init status = 3 out: cmd=0x12e: 03 c9 2e 01 00 00 04 00 01 00 00 00 in-header: 03 fc 00 00 01 00 00 00 in-data: 00 out: cmd=0x12d: 03 c8 2d 01 00 00 05 00 01 00 00 00 01 in-header: 03 fd 00 00 00 00 00 00 in-data: out: cmd=0x12e: 03 ca 2e 01 00 00 04 00 00 00 00 00 in-header: 03 fc 00 00 01 00 00 00 in-data: 00 out: cmd=0x12d: 03 c9 2d 01 00 00 05 00 00 00 00 00 01 in-header: 03 fd 00 00 00 00 00 00 in-data: [SSUSB] Setting up USB HOST controller... [SSUSB] u3phy_ports_enable u2p:1, u3p:1 [SSUSB] phy power-on done. FMAP: area COREBOOT found @ 21000 (4014080 bytes) CBFS: Found 'dpm.dm' @0x2fe00 size 0x20 in mcache @0xffffc13c mtk_init_mcu: Loaded (and reset) dpm.dm in 9 msecs (40 bytes) CBFS: Found 'dpm.pm' @0x2fe80 size 0x2ad3 in mcache @0xffffc16c read SPI 0x50eb0 0x2ad3: 1174 us, 9338 KB/s, 74.704 Mbps mtk_init_mcu: Loaded (and reset) dpm.pm in 13 msecs (14004 bytes) CBFS: Found 'spm_firmware.bin' @0x4f580 size 0x1f6a in mcache @0xffffc204 read SPI 0x705bc 0x1f6a: 924 us, 8703 KB/s, 69.624 Mbps SPM: binary array size = 0x9dc SPM: spmfw (version pcm_suspend_v1.45_20201028_mtcmosapi_align16) spm_kick_im_to_fetch: ptr = 0x80000010, pmem/dmem words = 0x9c4/0x18 mtk_init_mcu: Loaded (and reset) spm_firmware.bin in 27 msecs (10173 bytes) SPM: spm_init done in 34 msecs, spm pc = 0x3f4 configure_display: Starting display init anx7625_power_on_init: Init interface. anx7625_disable_pd_protocol: Disabled PD feature. anx7625_power_on_init: Firmware: ver 0x13, rev 0x0. anx7625_start_dp_work: Secure OCM version=00 anx7625_hpd_change_detect: HPD received 0x7e:0x45=0x91 sp_tx_get_edid_block: EDID Block = 1 Extracted contents: header: 00 ff ff ff ff ff ff 00 serial number: 26 cf 7d 05 00 00 00 00 00 1e version: 01 04 basic params: 95 1f 11 78 0a chroma info: 76 90 94 55 54 90 27 21 50 54 established: 00 00 00 standard: 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 descriptor 1: 38 36 80 a0 70 38 20 40 18 30 3c 00 35 ae 10 00 00 19 descriptor 2: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 descriptor 3: 00 00 00 fe 00 49 6e 66 6f 56 69 73 69 6f 6e 0a 20 20 descriptor 4: 00 00 00 fe 00 52 31 34 30 4e 57 46 35 20 52 48 20 0a extensions: 00 checksum: fb Manufacturer: IVO Model 57d Serial Number 0 Made week 0 of 2020 EDID version: 1.4 Digital display 6 bits per primary color channel DisplayPort interface Maximum image size: 31 cm x 17 cm Gamma: 220% Check DPMS levels Supported color formats: RGB 4:4:4, YCrCb 4:2:2 First detailed timing is preferred timing Established timings supported: Standard timings supported: Detailed timings Hex of detail: 383680a07038204018303c0035ae10000019 Detailed mode (IN HEX): Clock 138800 KHz, 135 mm x ae mm 0780 0798 07c8 0820 hborder 0 0438 043b 0447 0458 vborder 0 -hsync -vsync Did detailed timing Hex of detail: 000000000000000000000000000000000000 Manufacturer-specified data, tag 0 Hex of detail: 000000fe00496e666f566973696f6e0a2020 ASCII string: InfoVision Hex of detail: 000000fe00523134304e574635205248200a ASCII string: R140NWF5 RH Checksum Checksum: 0xfb (valid) configure_display: 'IVO R140NWF5 RH ' 1920x1080@0Hz DSI data_rate: 832800000 bps anx7625_parse_edid: detected IVO panel, use k value 0x3b anx7625_parse_edid: pixelclock(138800). hactive(1920), hsync(48), hfp(24), hbp(88) vactive(1080), vsync(12), vfp(3), vbp(17) anx7625_dsi_config: config dsi. anx7625_dsi_video_config: compute M(11370496), N(552960), divider(4). anx7625_dsi_config: success to config DSI anx7625_dp_start: MIPI phy setup OK. mtk_ddp_mode_set display resolution: 1920x1080@0 bpp 4 mtk_ddp_mode_set invalid vrefresh 60 main_disp_path_setup ovl_layer_smi_id_en ovl_layer_smi_id_en ccorr_config aal_config gamma_config postmask_config dither_config framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32 x_res x y_res: 1920 x 1080, size: 8294400 at 0x0 Root Device init finished in 554 msecs CPU_CLUSTER: 0 init Mapping address range [0x00200000:0x00300000) as cacheable | read-write | secure | device INFRA2APU_SRAM_PROT_EN 0x10001e98 = 0x3fffffff APU_MBOX 0x190000b0 = 0x10001 APU_MBOX 0x190001b0 = 0x10001 APU_MBOX 0x190005b0 = 0x10001 APU_MBOX 0x190006b0 = 0x10001 CBFS: Found 'mcupm.bin' @0x329c0 size 0xe237 in mcache @0xffffc19c read SPI 0x539f4 0xe237: 6249 us, 9267 KB/s, 74.136 Mbps mtk_init_mcu: Loaded (and reset) mcupm.bin in 24 msecs (117884 bytes) CBFS: Found 'sspm.bin' @0x40c40 size 0xe8ef in mcache @0xffffc1d0 read SPI 0x61c74 0xe8ef: 6409 us, 9304 KB/s, 74.432 Mbps mtk_init_mcu: Loaded (and reset) sspm.bin in 21 msecs (137228 bytes) CPU_CLUSTER: 0 init finished in 81 msecs Devices initialized Show all devs... After init. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 BS: BS_DEV_INIT run times (exec / console): 212 / 447 ms FMAP: area RW_ELOG found @ 57f000 (4096 bytes) ELOG: NV offset 0x57f000 size 0x1000 read SPI 0x57f000 0x1000: 487 us, 8410 KB/s, 67.280 Mbps ELOG: area is 4096 bytes, full threshold 3842, shrink size 1024 ELOG: Event(17) added with size 13 at 2024-02-04 04:41:55 UTC out: cmd=0x121: 03 db 21 01 00 00 00 00 in-header: 03 51 00 00 2c 00 00 00 in-data: 0e 68 00 00 00 00 00 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ELOG: Event(A1) added with size 10 at 2024-02-04 04:41:55 UTC elog_add_boot_reason: Logged recovery mode boot (Dev-switch on), reason: 0x1b ELOG: Event(A0) added with size 9 at 2024-02-04 04:41:55 UTC elog_add_boot_reason: Logged dev mode boot BS: BS_POST_DEVICE entry times (exec / console): 2 / 64 ms Finalize devices... Devices finalized BS: BS_POST_DEVICE run times (exec / console): 0 / 3 ms Writing coreboot table at 0xffe64000 0. 000000000010a000-0000000000113fff: RAMSTAGE 1. 0000000040000000-00000000400fffff: RAM 2. 0000000040100000-000000004032afff: RAMSTAGE 3. 000000004032b000-00000000545fffff: RAM 4. 0000000054600000-000000005465ffff: BL31 5. 0000000054660000-00000000ffe63fff: RAM 6. 00000000ffe64000-00000000ffffffff: CONFIGURATION TABLES 7. 0000000100000000-000000023fffffff: RAM Passing 5 GPIOs to payload: NAME | PORT | POLARITY | VALUE EC in RW | 0x000000aa | low | undefined EC interrupt | 0x00000005 | low | undefined TPM interrupt | 0x000000ab | high | undefined SD card detect | 0x00000011 | high | undefined speaker enable | 0x00000093 | high | undefined out: cmd=0x6: 03 f7 06 00 00 00 00 00 in-header: 03 f9 00 00 02 00 00 00 in-data: 02 00 ADC[4]: Raw value=900663 ID=7 ADC[3]: Raw value=212810 ID=1 RAM Code: 0x71 ADC[6]: Raw value=74502 ID=0 ADC[5]: Raw value=212072 ID=1 SKU Code: 0x1 Wrote coreboot table at: 0xffe64000, 0x3ac bytes, checksum 3234 coreboot table: 964 bytes. IMD ROOT 0. 0xfffff000 0x00001000 IMD SMALL 1. 0xffffe000 0x00001000 RO MCACHE 2. 0xffffc000 0x00001104 CONSOLE 3. 0xfff7c000 0x00080000 FMAP 4. 0xfff7b000 0x00000452 TIME STAMP 5. 0xfff7a000 0x00000910 VBOOT WORK 6. 0xfff66000 0x00014000 RAMOOPS 7. 0xffe66000 0x00100000 COREBOOT 8. 0xffe64000 0x00002000 IMD small region: IMD ROOT 0. 0xffffec00 0x00000400 VPD 1. 0xffffeb80 0x0000006c MMC STATUS 2. 0xffffeb60 0x00000004 BS: BS_WRITE_TABLES run times (exec / console): 1 / 137 ms Probing TPM: done! Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593bf581c Initialized TPM device CR50 revision 0 Checking cr50 for pending updates Reading cr50 TPM mode BS: BS_PAYLOAD_LOAD entry times (exec / console): 9 / 22 ms CBFS: Found 'fallback/payload' @0x3780c0 size 0x4f1b0 in mcache @0xffffd098 read SPI 0x3990ec 0x4f1b0: 34851 us, 9297 KB/s, 74.376 Mbps Checking segment from ROM address 0x40100000 Checking segment from ROM address 0x4010001c Loading segment from ROM address 0x40100000 code (compression=0) New segment dstaddr 0x80000000 memsize 0x21a7280 srcaddr 0x40100038 filesize 0x4f178 Loading Segment: addr: 0x80000000 memsz: 0x00000000021a7280 filesz: 0x000000000004f178 it's not compressed! [ 0x80000000, 8004f178, 0x821a7280) <- 40100038 Clearing Segment: addr: 0x000000008004f178 memsz: 0x0000000002158108 Loading segment from ROM address 0x4010001c Entry Point 0x80000000 Loaded segments BS: BS_PAYLOAD_LOAD run times (exec / console): 48 / 61 ms Jumping to boot code at 0x80000000(0xffe64000) CPU0: stack: 0x0010a000 - 0x0010d000, lowest used address 0x0010c500, stack used: 2816 bytes CBFS: Found 'fallback/bl31' @0x6db40 size 0x74a8 in mcache @0xffffc290 read SPI 0x8eb68 0x74a8: 3224 us, 9263 KB/s, 74.104 Mbps Checking segment from ROM address 0x40100000 Checking segment from ROM address 0x4010001c Loading segment from ROM address 0x40100000 code (compression=1) New segment dstaddr 0x54600000 memsize 0x2e000 srcaddr 0x40100038 filesize 0x7470 Loading Segment: addr: 0x54600000 memsz: 0x000000000002e000 filesz: 0x0000000000007470 using LZMA [ 0x54600000, 54614abc, 0x5462e000) <- 40100038 Clearing Segment: addr: 0x0000000054614abc memsz: 0x0000000000019544 Loading segment from ROM address 0x4010001c Entry Point 0x54601000 Loaded segments NOTICE: MT8192 bl31_setup NOTICE: BL31: v2.4(debug):v2.4-448-gce3ebc861 NOTICE: BL31: Built : Sat Sep 11 09:59:37 UTC 2021 WARNING: region 0: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 1: WARNING: sa:0x8000, ea:0x83ff, apc0: 0x80b6db40 apc1: 0xb6db6d WARNING: region 2: WARNING: sa:0x1000, ea:0x113f, apc0: 0x80b6d168 apc1: 0xb6db6d WARNING: region 3: WARNING: sa:0x0, ea:0x1bfff, apc0: 0x80b6db68 apc1: 0xb6db6d WARNING: region 4: WARNING: sa:0x0, ea:0x1bfff, apc0: 0x80b6db68 apc1: 0xb6db6d WARNING: region 5: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 6: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 7: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS0)D0_APC_0: 0x14000000 INFO: [DEVAPC] (INFRA_AO_SYS0)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D1_APC_1: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS0)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D2_APC_1: 0x3f00 INFO: [DEVAPC] (INFRA_AO_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D3_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D4_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D5_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D6_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D7_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D8_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D9_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D10_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D11_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D12_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D13_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D14_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D15_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_0: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_2: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_3: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_4: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_5: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_6: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_7: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_8: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_9: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_10: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_11: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_12: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_13: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_14: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_15: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_5: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_5: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_5: 0xcfff30ff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_0: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_2: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_3: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_4: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO)MAS_SEC_0: 0x18 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_0: 0x10000000 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_1: 0x1000004 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_5: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_6: 0x10000 INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_3: 0x3fffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_0: 0xfffc03fc INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_1: 0xfff3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_2: 0xfffcfccf INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_3: 0xff3fffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_4: 0xffff3ffc INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_0: 0xff3f33ff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_0: 0xfffff3ff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_1: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS2)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_AO_SYS2)D1_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO_SYS2)D2_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO_SYS2)D3_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO)MAS_SEC_0: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_0: 0x400400 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_1: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_5: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_6: 0x140000 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_7: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_0: 0xfffffff3 INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_1: 0xffffefff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_5: 0xcfffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_6: 0xf3fcffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_7: 0x3f INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D0_APC_1: 0x10000 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D1_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D2_APC_0: 0xffffcff3 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D2_APC_1: 0x3fcfff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D3_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D4_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D5_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D6_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D7_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D8_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D9_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D10_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D11_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D12_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D13_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D14_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D15_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO)MAS_SEC_0: 0x0 INFO: [APUAPC] vio 0 INFO: [APUAPC] set_apusys_ao_apc - SUCCESS! INFO: [APUAPC] set_apusys_noc_dapc - SUCCESS! INFO: [APUAPC] D0_APC_0: 0x400510 INFO: [APUAPC] D0_APC_1: 0x0 INFO: [APUAPC] D0_APC_2: 0x1540 INFO: [APUAPC] D0_APC_3: 0x0 INFO: [APUAPC] D1_APC_0: 0xffffffff INFO: [APUAPC] D1_APC_1: 0xffffffff INFO: [APUAPC] D1_APC_2: 0x3fffff INFO: [APUAPC] D1_APC_3: 0x0 INFO: [APUAPC] D2_APC_0: 0xffffffff INFO: [APUAPC] D2_APC_1: 0xffffffff INFO: [APUAPC] D2_APC_2: 0x3fffff INFO: [APUAPC] D2_APC_3: 0x0 INFO: [APUAPC] D3_APC_0: 0xffffffff INFO: [APUAPC] D3_APC_1: 0xffffffff INFO: [APUAPC] D3_APC_2: 0x3fffff INFO: [APUAPC] D3_APC_3: 0x0 INFO: [APUAPC] D4_APC_0: 0xffffffff INFO: [APUAPC] D4_APC_1: 0xffffffff INFO: [APUAPC] D4_APC_2: 0x3fffff INFO: [APUAPC] D4_APC_3: 0x0 INFO: [APUAPC] D5_APC_0: 0xffffffff INFO: [APUAPC] D5_APC_1: 0xffffffff INFO: [APUAPC] D5_APC_2: 0x3fffff INFO: [APUAPC] D5_APC_3: 0x0 INFO: [APUAPC] D6_APC_0: 0xffffffff INFO: [APUAPC] D6_APC_1: 0xffffffff INFO: [APUAPC] D6_APC_2: 0x3fffff INFO: [APUAPC] D6_APC_3: 0x0 INFO: [APUAPC] D7_APC_0: 0xffffffff INFO: [APUAPC] D7_APC_1: 0xffffffff INFO: [APUAPC] D7_APC_2: 0x3fffff INFO: [APUAPC] D7_APC_3: 0x0 INFO: [APUAPC] D8_APC_0: 0xffffffff INFO: [APUAPC] D8_APC_1: 0xffffffff INFO: [APUAPC] D8_APC_2: 0x3fffff INFO: [APUAPC] D8_APC_3: 0x0 INFO: [APUAPC] D9_APC_0: 0xffffffff INFO: [APUAPC] D9_APC_1: 0xffffffff INFO: [APUAPC] D9_APC_2: 0x3fffff INFO: [APUAPC] D9_APC_3: 0x0 INFO: [APUAPC] D10_APC_0: 0xffffffff INFO: [APUAPC] D10_APC_1: 0xffffffff INFO: [APUAPC] D10_APC_2: 0x3fffff INFO: [APUAPC] D10_APC_3: 0x0 INFO: [APUAPC] D11_APC_0: 0xffffffff INFO: [APUAPC] D11_APC_1: 0xffffffff INFO: [APUAPC] D11_APC_2: 0x3fffff INFO: [APUAPC] D11_APC_3: 0x0 INFO: [APUAPC] D12_APC_0: 0xffffffff INFO: [APUAPC] D12_APC_1: 0xffffffff INFO: [APUAPC] D12_APC_2: 0x3fffff INFO: [APUAPC] D12_APC_3: 0x0 INFO: [APUAPC] D13_APC_0: 0xffffffff INFO: [APUAPC] D13_APC_1: 0xffffffff INFO: [APUAPC] D13_APC_2: 0x3fffff INFO: [APUAPC] D13_APC_3: 0x0 INFO: [APUAPC] D14_APC_0: 0xffffffff INFO: [APUAPC] D14_APC_1: 0xffffffff INFO: [APUAPC] D14_APC_2: 0x3fffff INFO: [APUAPC] D14_APC_3: 0x0 INFO: [APUAPC] D15_APC_0: 0xffffffff INFO: [APUAPC] D15_APC_1: 0xffffffff INFO: [APUAPC] D15_APC_2: 0x3fffff INFO: [APUAPC] D15_APC_3: 0x0 INFO: [APUAPC] APC_CON: 0x4 INFO: [NOCDAPC] D0_APC_0: 0x0 INFO: [NOCDAPC] D0_APC_1: 0x0 INFO: [NOCDAPC] D1_APC_0: 0x0 INFO: [NOCDAPC] D1_APC_1: 0xfff INFO: [NOCDAPC] D2_APC_0: 0x0 INFO: [NOCDAPC] D2_APC_1: 0xfff INFO: [NOCDAPC] D3_APC_0: 0x0 INFO: [NOCDAPC] D3_APC_1: 0xfff INFO: [NOCDAPC] D4_APC_0: 0x0 INFO: [NOCDAPC] D4_APC_1: 0xfff INFO: [NOCDAPC] D5_APC_0: 0x0 INFO: [NOCDAPC] D5_APC_1: 0xfff INFO: [NOCDAPC] D6_APC_0: 0x0 INFO: [NOCDAPC] D6_APC_1: 0xfff INFO: [NOCDAPC] D7_APC_0: 0x0 INFO: [NOCDAPC] D7_APC_1: 0xfff INFO: [NOCDAPC] D8_APC_0: 0x0 INFO: [NOCDAPC] D8_APC_1: 0xfff INFO: [NOCDAPC] D9_APC_0: 0x0 INFO: [NOCDAPC] D9_APC_1: 0xfff INFO: [NOCDAPC] D10_APC_0: 0x0 INFO: [NOCDAPC] D10_APC_1: 0xfff INFO: [NOCDAPC] D11_APC_0: 0x0 INFO: [NOCDAPC] D11_APC_1: 0xfff INFO: [NOCDAPC] D12_APC_0: 0x0 INFO: [NOCDAPC] D12_APC_1: 0xfff INFO: [NOCDAPC] D13_APC_0: 0x0 INFO: [NOCDAPC] D13_APC_1: 0xfff INFO: [NOCDAPC] D14_APC_0: 0x0 INFO: [NOCDAPC] D14_APC_1: 0xfff INFO: [NOCDAPC] D15_APC_0: 0x0 INFO: [NOCDAPC] D15_APC_1: 0xfff INFO: [NOCDAPC] APC_CON: 0x4 INFO: [APUAPC] set_apusys_apc done INFO: [DEVAPC] devapc_init done INFO: GICv3 without legacy support detected. INFO: ARM GICv3 driver initialized in EL3 INFO: Maximum SPI INTID supported: 639 INFO: BL31: Initializing runtime services WARNING: BL31: cortex_a55: CPU workaround for 1530923 was missing! INFO: SPM: enable CPC mode INFO: mcdi ready for mcusys-off-idle and system suspend INFO: BL31: Preparing for EL3 exit to normal world INFO: Entry point address = 0x80000000 INFO: SPSR = 0x8 Starting depthcharge on Spherion... Wipe memory regions: [0x00000040000000, 0x00000054600000) [0x00000054660000, 0x00000080000000) [0x000000821a7280, 0x000000ffe64000) [0x00000100000000, 0x00000240000000) Initializing XHCI USB controller at 0x11200000. [firmware-asurada-13885.B-collabora] Dec 7 2021 09:38:38 asurada: tftpboot 192.168.201.1 12699799/tftp-deploy-s8jh0h48/kernel/image.itb 12699799/tftp-deploy-s8jh0h48/kernel/cmdline tftpboot 192.168.201.1 12699799/tftp-deploy-s8jh0h48/kernel/image.ittp-deploy-s8jh0h48/kernel/cmdline Waiting for link R8152: Initializing Version 9 (ocp_data = 6010) R8152: Done initializing Adding net device done. MAC: 00:e0:4c:72:2d:d6 Sending DHCP discover... done. Waiting for reply... done. Sending DHCP request... done. Waiting for reply... done. My ip is 192.168.201.21 The DHCP server ip is 192.168.201.1 TFTP server IP predefined by user: 192.168.201.1 Bootfile predefined by user: 12699799/tftp-deploy-s8jh0h48/kernel/image.itb Sending tftp read request... done. Waiting for the transfer... 00000000 ################################################################ 00080000 ################################################################ 00100000 ################################################################ 00180000 ################################################################ 00200000 ################################################################ 00280000 ################################################################ 00300000 ################################################################ 00380000 ################################################################ 00400000 ################################################################ 00480000 ################################################################ 00500000 ################################################################ 00580000 ################################################################ 00600000 ################################################################ 00680000 ################################################################ 00700000 ################################################################ 00780000 ################################################################ 00800000 ################################################################ 00880000 ################################################################ 00900000 ################################################################ 00980000 ################################################################ 00a00000 ################################################################ 00a80000 ################################################################ 00b00000 ################################################################ 00b80000 ################################################################ 00c00000 ################################################################ 00c80000 ################################################################ 00d00000 ################################################################ 00d80000 ################################################################ 00e00000 ################################################################ 00e80000 ################################################################ 00f00000 ################################################################ 00f80000 ################################################################ 01000000 ################################################################ 01080000 ################################################################ 01100000 ################################################################ 01180000 ################################################################ 01200000 ################################################################ 01280000 ################################################################ 01300000 ################################################################ 01380000 ################################################################ 01400000 ################################################################ 01480000 ################################################################ 01500000 ################################################################ 01580000 ################################################################ 01600000 ################################################################ 01680000 ################################################################ 01700000 ################################################################ 01780000 ################################################################ 01800000 ################################################################ 01880000 ################################################################ 01900000 ################################################################ 01980000 ################################################################ 01a00000 ################################################################ 01a80000 ################################################################ 01b00000 ################################################################ 01b80000 ################################################################ 01c00000 ################################################################ 01c80000 ################################################################ 01d00000 ################################################################ 01d80000 ################################################################ 01e00000 ################################################################ 01e80000 ################################################################ 01f00000 ################################################################ 01f80000 ################################################################ 02000000 ################################################################ 02080000 ################################################################ 02100000 ################################################################ 02180000 ################################################################ 02200000 ################################################################ 02280000 ################################################################ 02300000 ################################################################ 02380000 ################################################################ 02400000 ################################################################ 02480000 ################################################################ 02500000 ################################################################ 02580000 ################################################################ 02600000 ################################################################ 02680000 ################################################################ 02700000 ################################################################ 02780000 ################################################################ 02800000 ################################################################ 02880000 ################################################################ 02900000 ################################################################ 02980000 ################################################################ 02a00000 ################################################################ 02a80000 ################################################################ 02b00000 ################################################################ 02b80000 ################################################################ 02c00000 ################################################################ 02c80000 ################################################################ 02d00000 ################################################################ 02d80000 ################################################################ 02e00000 ################################################################ 02e80000 ################################################################ 02f00000 ################################################################ 02f80000 ################################################################ 03000000 ################################################################ 03080000 ################################################################ 03100000 ################################################################ 03180000 ################################################################ 03200000 ################################################################ 03280000 ################################################################ 03300000 ################################################################ 03380000 ################################################################ 03400000 ################################################################ 03480000 ################################################################ 03500000 ################################################################ 03580000 ################################################################ 03600000 ################################################################ 03680000 ################################################################ 03700000 ################################################################ 03780000 ################################################################ 03800000 ################################################################ 03880000 ################################################################ 03900000 ################################################################ 03980000 ################################################################ 03a00000 ################################################################ 03a80000 ################################################################ 03b00000 ################################################################ 03b80000 ################################################################ 03c00000 ################################################################ 03c80000 ################################################################ 03d00000 ################################################################ 03d80000 ################################################################ 03e00000 ################################################################ 03e80000 ################################################################ 03f00000 ################################################################ 03f80000 ################################################################ 04000000 ################################################################ 04080000 ################################################################ 04100000 ################################################# done. The bootfile was 68551378 bytes long. Sending tftp read request... done. Waiting for the transfer... 00000000 # done. Command line loaded dynamically from TFTP file: 12699799/tftp-deploy-s8jh0h48/kernel/cmdline The command line is: console_msg_format=syslog earlycon deferred_probe_timeout=60 console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1 Loading FIT. Image ramdisk-1 has 56453557 bytes. Image fdt-1 has 47278 bytes. Image kernel-1 has 12048508 bytes. Compat preference: google,spherion-rev2-sku1 google,spherion-rev2 google,spherion-sku1 google,spherion Config conf-1 (default), kernel kernel-1, fdt fdt-1, ramdisk ramdisk-1, compat google,spherion-rev3 google,spherion-rev2 (match) google,spherion-rev1 google,spherion-rev0 google,spherion mediatek,mt8192 Choosing best match conf-1 for compat google,spherion-rev2. Connected to device vid:did:rid of 1ae0:0028:00 tpm_get_response: command 0x17b, return code 0x0 ec_init: CrosEC protocol v3 supported (256, 248) tpm_cleanup: add release locality here. Shutting down all USB controllers. Removing current net device Exiting depthcharge with code 4 at timestamp: 69143210 LZMA decompressing kernel-1 to 0x821a6718 LZMA decompressing kernel-1 to 0x40000000 jumping to kernel [ 0.000000] Booting Linux on physical CPU 0x0000000000 [0x412fd050] [ 0.000000] Linux version 6.1.75-cip14-rt8 (KernelCI@build-j97480-arm64-gcc-10-defconfig-arm64-chromebook-6n26j) (aarch64-linux-gnu-gcc (Debian 10.2.1-6) 10.2.1 20210110, GNU ld (GNU Binutils for Debian) 2.35.2) #1 SMP PREEMPT Sun Feb 4 04:24:19 UTC 2024 [ 0.000000] random: crng init done [ 0.000000] Machine model: Google Spherion (rev0 - 3) [ 0.000000] efi: UEFI not found. [ 0.000000] Reserved memory: created DMA memory pool at 0x0000000050000000, size 41 MiB [ 0.000000] OF: reserved mem: initialized node scp@50000000, compatible id shared-dma-pool [ 0.000000] software IO TLB: Reserved memory: created restricted DMA pool at 0x00000000c0000000, size 64 MiB [ 0.000000] OF: reserved mem: initialized node wifi@c0000000, compatible id restricted-dma-pool [ 0.000000] earlycon: mtk8250 at MMIO32 0x0000000011002000 (options '115200n8') [ 0.000000] printk: bootconsole [mtk8250] enabled [ 0.000000] NUMA: No NUMA configuration found [ 0.000000] NUMA: Faking a node at [mem 0x0000000040000000-0x000000023fffffff] [ 0.000000] NUMA: NODE_DATA [mem 0x23efd1a00-0x23efd3fff] [ 0.000000] Zone ranges: [ 0.000000] DMA [mem 0x0000000040000000-0x00000000ffffffff] [ 0.000000] DMA32 empty [ 0.000000] Normal [mem 0x0000000100000000-0x000000023fffffff] [ 0.000000] Movable zone start for each node [ 0.000000] Early memory node ranges [ 0.000000] node 0: [mem 0x0000000040000000-0x000000004fffffff] [ 0.000000] node 0: [mem 0x0000000050000000-0x00000000528fffff] [ 0.000000] node 0: [mem 0x0000000052900000-0x00000000545fffff] [ 0.000000] node 0: [mem 0x0000000054700000-0x00000000ffdfffff] [ 0.000000] node 0: [mem 0x0000000100000000-0x000000023fffffff] [ 0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000023fffffff] [ 0.000000] On node 0, zone DMA: 256 pages in unavailable ranges [ 0.000000] On node 0, zone Normal: 512 pages in unavailable ranges [ 0.000000] cma: Reserved 32 MiB at 0x00000000fde00000 [ 0.000000] psci: probing for conduit method from DT. [ 0.000000] psci: PSCIv1.1 detected in firmware. [ 0.000000] psci: Using standard PSCI v0.2 function IDs [ 0.000000] psci: MIGRATE_INFO_TYPE not supported. [ 0.000000] psci: SMC Calling Convention v1.2 [ 0.000000] percpu: Embedded 21 pages/cpu s45224 r8192 d32600 u86016 [ 0.000000] Detected VIPT I-cache on CPU0 [ 0.000000] CPU features: detected: GIC system register CPU interface [ 0.000000] CPU features: detected: Virtualization Host Extensions [ 0.000000] CPU features: kernel page table isolation forced ON by KASLR [ 0.000000] CPU features: detected: Kernel page table isolation (KPTI) [ 0.000000] CPU features: detected: Qualcomm erratum 1009, or ARM erratum 1286807, 2441009 [ 0.000000] CPU features: detected: ARM errata 1165522, 1319367, or 1530923 [ 0.000000] alternatives: applying boot alternatives [ 0.000000] Fallback order for Node 0: 0 [ 0.000000] Built 1 zonelists, mobility grouping on. Total pages: 2063616 [ 0.000000] Policy zone: Normal [ 0.000000] Kernel command line: console_msg_format=syslog earlycon deferred_probe_timeout=60 console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1 <5>[ 0.000000] Unknown kernel command line parameters "tftpserverip=192.168.201.1", will be passed to user space. <6>[ 0.000000] Dentry cache hash table entries: 1048576 (order: 11, 8388608 bytes, linear) <6>[ 0.000000] Inode-cache hash table entries: 524288 (order: 10, 4194304 bytes, linear) <6>[ 0.000000] mem auto-init: stack:off, heap alloc:off, heap free:off <6>[ 0.000000] software IO TLB: area num 8. <6>[ 0.000000] software IO TLB: mapped [mem 0x00000000f9e00000-0x00000000fde00000] (64MB) <6>[ 0.000000] Memory: 7912064K/8385536K available (18048K kernel code, 4116K rwdata, 19608K rodata, 8448K init, 616K bss, 440704K reserved, 32768K cma-reserved) <6>[ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=8, Nodes=1 <6>[ 0.000000] rcu: Preemptible hierarchical RCU implementation. <6>[ 0.000000] rcu: RCU event tracing is enabled. <6>[ 0.000000] rcu: RCU restricting CPUs from NR_CPUS=256 to nr_cpu_ids=8. <6>[ 0.000000] Trampoline variant of Tasks RCU enabled. <6>[ 0.000000] Tracing variant of Tasks RCU enabled. <6>[ 0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies. <6>[ 0.000000] rcu: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=8 <6>[ 0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0 <6>[ 0.000000] GICv3: GIC: Using split EOI/Deactivate mode <6>[ 0.000000] GICv3: 608 SPIs implemented <6>[ 0.000000] GICv3: 0 Extended SPIs implemented <6>[ 0.000000] Root IRQ handler: gic_handle_irq <6>[ 0.000000] GICv3: GICv3 features: 16 PPIs <6>[ 0.000000] GICv3: CPU0: found redistributor 0 region 0:0x000000000c040000 <6>[ 0.000000] GICv3: GIC: PPI partition interrupt-partition-0[0] { /cpus/cpu@0[0] /cpus/cpu@100[1] /cpus/cpu@200[2] /cpus/cpu@300[3] } <6>[ 0.000000] GICv3: GIC: PPI partition interrupt-partition-1[1] { /cpus/cpu@400[4] /cpus/cpu@500[5] /cpus/cpu@600[6] /cpus/cpu@700[7] } <6>[ 0.000000] rcu: srcu_init: Setting srcu_struct sizes based on contention. <6>[ 0.000000] arch_timer: cp15 timer(s) running at 13.00MHz (phys). <6>[ 0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x2ff89eacb, max_idle_ns: 440795202429 ns <6>[ 0.000000] sched_clock: 56 bits at 13MHz, resolution 76ns, wraps every 4398046511101ns <6>[ 0.009185] Console: colour dummy device 80x25 <6>[ 0.013908] Calibrating delay loop (skipped), value calculated using timer frequency.. 26.00 BogoMIPS (lpj=52000) <6>[ 0.024350] pid_max: default: 32768 minimum: 301 <6>[ 0.029221] LSM: Security Framework initializing <6>[ 0.034159] Mount-cache hash table entries: 16384 (order: 5, 131072 bytes, linear) <6>[ 0.042023] Mountpoint-cache hash table entries: 16384 (order: 5, 131072 bytes, linear) <6>[ 0.051487] cblist_init_generic: Setting adjustable number of callback queues. <6>[ 0.058930] cblist_init_generic: Setting shift to 3 and lim to 1. <6>[ 0.065308] cblist_init_generic: Setting adjustable number of callback queues. <6>[ 0.072734] cblist_init_generic: Setting shift to 3 and lim to 1. <6>[ 0.079165] rcu: Hierarchical SRCU implementation. <6>[ 0.079167] rcu: Max phase no-delay instances is 1000. <6>[ 0.079190] printk: bootconsole [mtk8250] printing thread started <6>[ 0.097493] EFI services will not be available. <6>[ 0.097694] smp: Bringing up secondary CPUs ... <6>[ 0.098002] Detected VIPT I-cache on CPU1 <6>[ 0.098072] GICv3: CPU1: found redistributor 100 region 0:0x000000000c060000 <6>[ 0.098104] CPU1: Booted secondary processor 0x0000000100 [0x412fd050] <6>[ 0.125979] Detected VIPT I-cache on CPU2 <6>[ 0.126026] GICv3: CPU2: found redistributor 200 region 0:0x000000000c080000 <6>[ 0.126042] CPU2: Booted secondary processor 0x0000000200 [0x412fd050] <6>[ 0.126294] Detected VIPT I-cache on CPU3 <6>[ 0.126340] GICv3: CPU3: found redistributor 300 region 0:0x000000000c0a0000 <6>[ 0.126354] CPU3: Booted secondary processor 0x0000000300 [0x412fd050] <6>[ 0.126660] CPU features: detected: Spectre-v4 <6>[ 0.126667] CPU features: detected: Spectre-BHB <6>[ 0.126672] Detected PIPT I-cache on CPU4 <6>[ 0.126730] GICv3: CPU4: found redistributor 400 region 0:0x000000000c0c0000 <6>[ 0.126747] CPU4: Booted secondary processor 0x0000000400 [0x414fd0b0] <6>[ 0.127035] Detected PIPT I-cache on CPU5 <6>[ 0.127096] GICv3: CPU5: found redistributor 500 region 0:0x000000000c0e0000 <6>[ 0.127113] CPU5: Booted secondary processor 0x0000000500 [0x414fd0b0] <6>[ 0.127385] Detected PIPT I-cache on CPU6 <6>[ 0.127449] GICv3: CPU6: found redistributor 600 region 0:0x000000000c100000 <6>[ 0.127465] CPU6: Booted secondary processor 0x0000000600 [0x414fd0b0] <6>[ 0.127754] Detected PIPT I-cache on CPU7 <6>[ 0.127818] GICv3: CPU7: found redistributor 700 region 0:0x000000000c120000 <6>[ 0.127834] CPU7: Booted secondary processor 0x0000000700 [0x414fd0b0] <6>[ 0.127880] smp: Brought up 1 node, 8 CPUs <6>[ 0.127885] SMP: Total of 8 processors activated. <6>[ 0.127887] CPU features: detected: 32-bit EL0 Support <6>[ 0.127889] CPU features: detected: Data cache clean to the PoU not required for I/D coherence <6>[ 0.127892] CPU features: detected: Common not Private translations <6>[ 0.127894] CPU features: detected: CRC32 instructions <6>[ 0.127896] CPU features: detected: RCpc load-acquire (LDAPR) <6>[ 0.127898] CPU features: detected: LSE atomic instructions <6>[ 0.127899] CPU features: detected: Privileged Access Never <6>[ 0.127901] CPU features: detected: RAS Extension Support <6>[ 0.127904] CPU features: detected: Speculative Store Bypassing Safe (SSBS) <6>[ 0.127974] CPU: All CPU(s) started at EL2 <6>[ 0.127976] alternatives: applying system-wide alternatives <6>[ 0.141085] devtmpfs: initialized � ������͡�ㅉ������ɥ��郪��Bzɑ�Ɂ�b��ʲ�ѕͥ5R�<6>[ 0.355868] pr[ 0.225706] pnp: PnP ACPI: disabled <6>[ 0.355867] printk: console [ttyS0] printing thread started <6>[ 0.355871] printk: bootconsole [mtk8250] disabled <6>[ 0.364063] printk: bootconsole [mtk8250] printing thread stopped <6>[ 0.365326] SuperH (H)SCI(F) driver initialized <6>[ 0.365857] msm_serial: driver initialized <6>[ 0.370562] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ovl@14005000 <6>[ 0.370593] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ovl@14006000 <6>[ 0.370622] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/rdma@14007000 <6>[ 0.370651] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/color@14009000 <6>[ 0.370674] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ccorr@1400a000 <6>[ 0.370704] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/aal@1400b000 <6>[ 0.370732] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/gamma@1400c000 <6>[ 0.370840] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ovl@14014000 <6>[ 0.370870] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/rdma@14015000 <6>[ 0.380232] loop: module loaded <6>[ 0.382557] vgpu11_sshub: Bringing 400000uV into 575000-575000uV <4>[ 0.399660] mtk-pmic-keys: Failed to locate of_node [id: -1] <6>[ 0.400730] megasas: 07.719.03.00-rc1 <6>[ 0.410255] spi-nor spi2.0: w25q64jwm (8192 Kbytes) <6>[ 0.412842] tpm_tis_spi spi1.0: TPM ready IRQ confirmed on attempt 2 <6>[ 0.424697] tpm_tis_spi spi1.0: 2.0 TPM (device-id 0x28, rev-id 0) <6>[ 0.478325] tpm_tis_spi spi1.0: Cr50 firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593b <6>[ 2.624016] Freeing initrd memory: 55124K <6>[ 2.630115] mtk-spi-nor 11234000.spi: spi frequency: 52000000 Hz <6>[ 2.634852] tun: Universal TUN/TAP device driver, 1.6 <6>[ 2.635606] thunder_xcv, ver 1.0 <6>[ 2.635625] thunder_bgx, ver 1.0 <6>[ 2.635639] nicpf, ver 1.0 <6>[ 2.636713] hns3: Hisilicon Ethernet Network Driver for Hip08 Family - version <6>[ 2.636717] hns3: Copyright (c) 2017 Huawei Corporation. <6>[ 2.636740] hclge is initializing <6>[ 2.636755] e1000: Intel(R) PRO/1000 Network Driver <6>[ 2.636756] e1000: Copyright (c) 1999-2006 Intel Corporation. <6>[ 2.636772] e1000e: Intel(R) PRO/1000 Network Driver <6>[ 2.636774] e1000e: Copyright(c) 1999 - 2015 Intel Corporation. <6>[ 2.636789] igb: Intel(R) Gigabit Ethernet Network Driver <6>[ 2.636791] igb: Copyright (c) 2007-2014 Intel Corporation. <6>[ 2.636808] igbvf: Intel(R) Gigabit Virtual Function Network Driver <6>[ 2.636810] igbvf: Copyright (c) 2009 - 2012 Intel Corporation. <6>[ 2.637099] sky2: driver version 1.30 <6>[ 2.638169] VFIO - User Level meta-driver version: 0.3 <6>[ 2.640956] usbcore: registered new interface driver usb-storage <6>[ 2.641144] usbcore: registered new device driver onboard-usb-hub <6>[ 2.643932] mt6397-rtc mt6359-rtc: registered as rtc0 <6>[ 2.644085] mt6397-rtc mt6359-rtc: setting system clock to 2024-02-04T04:42:42 UTC (1707021762) <6>[ 2.644695] i2c_dev: i2c /dev entries driver <6>[ 2.651837] mtk-wdt 10007000.watchdog: Watchdog enabled (timeout=31 sec, nowayout=0) <6>[ 2.666833] cpu cpu0: EM: created perf domain <6>[ 2.667164] cpu cpu4: EM: created perf domain <6>[ 2.668166] sdhci: Secure Digital Host Controller Interface driver <6>[ 2.668167] sdhci: Copyright(c) Pierre Ossman <6>[ 2.668525] Synopsys Designware Multimedia Card Interface Driver <6>[ 2.668894] sdhci-pltfm: SDHCI platform and OF driver helper <6>[ 2.671929] mmc0: CQHCI version 5.10 <6>[ 2.676871] ledtrig-cpu: registered to indicate activity on CPUs <6>[ 2.679514] SMCCC: SOC_ID: ID = jep106:0426:8192 Revision = 0x00000000 <6>[ 2.681075] usbcore: registered new interface driver usbhid <6>[ 2.681081] usbhid: USB HID core driver <6>[ 2.681408] spi_master spi0: will run message pump with realtime priority <6>[ 2.713902] input: cros_ec as /devices/platform/soc/11010000.spi/spi_master/spi0/spi0.0/11010000.spi:ec@0:keyboard-controller/input/input0 <6>[ 2.715784] input: cros_ec_buttons as /devices/platform/soc/11010000.spi/spi_master/spi0/spi0.0/11010000.spi:ec@0:keyboard-controller/input/input1 <6>[ 2.716946] cros-ec-spi spi0.0: Chrome EC device registered <6>[ 2.735469] mt6359-sound mt6359-sound: mt6359_parse_dt() failed to read mic-type-1, use default (0) <6>[ 2.739098] NET: Registered PF_PACKET protocol family <6>[ 2.739229] 9pnet: Installing 9P2000 support <5>[ 2.739290] Key type dns_resolver registered <6>[ 2.739756] registered taskstats version 1 <5>[ 2.739776] Loading compiled-in X.509 certificates <4>[ 2.755475] mtk-power-controller 10006000.syscon:power-controller: supply domain not found, using dummy regulator <4>[ 2.755647] mtk-power-controller 10006000.syscon:power-controller: supply domain not found, using dummy regulator <3>[ 2.755657] debugfs: File 'uA_load' in directory '/' already present! <3>[ 2.755664] debugfs: File 'min_uV' in directory '/' already present! <3>[ 2.755667] debugfs: File 'max_uV' in directory '/' already present! <3>[ 2.755670] debugfs: File 'constraint_flags' in directory '/' already present! <3>[ 2.757808] mediatek-mutex 14001000.mutex: error -2 can't parse gce-client-reg property (0) <6>[ 2.764532] xhci-mtk 11200000.usb: uwk - reg:0x420, version:102 <6>[ 2.765138] xhci-mtk 11200000.usb: xHCI Host Controller <6>[ 2.765157] xhci-mtk 11200000.usb: new USB bus registered, assigned bus number 1 <6>[ 2.765374] xhci-mtk 11200000.usb: hcc params 0x01400f99 hci version 0x110 quirks 0x0000000000210010 <6>[ 2.765422] xhci-mtk 11200000.usb: irq 271, io mem 0x11200000 <6>[ 2.765557] xhci-mtk 11200000.usb: xHCI Host Controller <6>[ 2.765567] xhci-mtk 11200000.usb: new USB bus registered, assigned bus number 2 <6>[ 2.765585] xhci-mtk 11200000.usb: Host supports USB 3.1 Enhanced SuperSpeed <6>[ 2.766261] hub 1-0:1.0: USB hub found <6>[ 2.766287] hub 1-0:1.0: 1 port detected <6>[ 2.766516] usb usb2: We don't know the algorithms for LPM for this host, disabling LPM. <6>[ 2.766920] hub 2-0:1.0: USB hub found <6>[ 2.766941] hub 2-0:1.0: 1 port detected <6>[ 2.770160] mtk-msdc 11f70000.mmc: Got CD GPIO <6>[ 2.771530] mmc0: Command Queue Engine enabled <6>[ 2.771540] mmc0: new HS400 Enhanced strobe MMC card at address 0001 <6>[ 2.772633] mmcblk0: mmc0:0001 DA4128 116 GiB <6>[ 2.775847] mmcblk0: p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 <6>[ 2.776852] mmcblk0boot0: mmc0:0001 DA4128 4.00 MiB <6>[ 2.777498] mmcblk0boot1: mmc0:0001 DA4128 4.00 MiB <6>[ 2.778120] mmcblk0rpmb: mmc0:0001 DA4128 16.0 MiB, chardev (507:0) <6>[ 2.790476] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_runtime_resume() <6>[ 2.790484] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_enable_clock() <4>[ 2.790638] mt8192-audio 11210000.syscon:mt8192-afe-pcm: No cache defaults, reading back from HW <6>[ 2.791269] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_runtime_suspend() <6>[ 2.791272] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_disable_clock() <6>[ 2.791401] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_dai_adda_register() <6>[ 2.791413] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_dai_pcm_register() <6>[ 2.791417] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_dai_tdm_register() <6>[ 2.791426] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mtk_afe_combine_sub_dai(), num of dai 39 <6>[ 2.792836] mtk-iommu 1401d000.m4u: bound 14003000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792857] mtk-iommu 1401d000.m4u: bound 14004000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792863] mtk-iommu 1401d000.m4u: bound 1f002000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792870] mtk-iommu 1401d000.m4u: bound 1602e000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792877] mtk-iommu 1401d000.m4u: bound 1600d000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792883] mtk-iommu 1401d000.m4u: bound 17010000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792889] mtk-iommu 1401d000.m4u: bound 1502e000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792896] mtk-iommu 1401d000.m4u: bound 1582e000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792903] mtk-iommu 1401d000.m4u: bound 1a001000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792909] mtk-iommu 1401d000.m4u: bound 1a002000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792916] mtk-iommu 1401d000.m4u: bound 1a00f000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792922] mtk-iommu 1401d000.m4u: bound 1a010000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792929] mtk-iommu 1401d000.m4u: bound 1a011000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792935] mtk-iommu 1401d000.m4u: bound 1b10f000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.792942] mtk-iommu 1401d000.m4u: bound 1b00f000.larb (ops mtk_smi_larb_component_ops) <6>[ 2.793463] mediatek-disp-ovl 14005000.ovl: Adding to iommu group 0 <6>[ 2.794624] mediatek-disp-ovl 14006000.ovl: Adding to iommu group 0 <6>[ 2.795290] mediatek-disp-ovl 14014000.ovl: Adding to iommu group 0 <6>[ 2.795935] mediatek-disp-rdma 14007000.rdma: Adding to iommu group 0 <6>[ 2.796596] mediatek-disp-rdma 14015000.rdma: Adding to iommu group 0 <6>[ 2.796792] mediatek-drm mediatek-drm.1.auto: bound 14005000.ovl (ops mtk_disp_ovl_component_ops) <6>[ 2.796808] mediatek-drm mediatek-drm.1.auto: bound 14006000.ovl (ops mtk_disp_ovl_component_ops) <6>[ 2.796813] mediatek-drm mediatek-drm.1.auto: bound 14007000.rdma (ops mtk_disp_rdma_component_ops) <6>[ 2.796823] mediatek-drm mediatek-drm.1.auto: bound 14009000.color (ops mtk_disp_color_component_ops) <6>[ 2.796829] mediatek-drm mediatek-drm.1.auto: bound 1400a000.ccorr (ops mtk_disp_ccorr_component_ops) <6>[ 2.796835] mediatek-drm mediatek-drm.1.auto: bound 1400b000.aal (ops mtk_disp_aal_component_ops) <6>[ 2.796840] mediatek-drm mediatek-drm.1.auto: bound 1400c000.gamma (ops mtk_disp_gamma_component_ops) <6>[ 2.796846] mediatek-drm mediatek-drm.1.auto: bound 14014000.ovl (ops mtk_disp_ovl_component_ops) <6>[ 2.796851] mediatek-drm mediatek-drm.1.auto: bound 14015000.rdma (ops mtk_disp_rdma_component_ops) <6>[ 2.796857] mediatek-drm mediatek-drm.1.auto: Not creating crtc 0 because component 14 is disabled or missing <6>[ 2.796862] mediatek-drm mediatek-drm.1.auto: Not creating crtc 0 because component 10 is disabled or missing <6>[ 2.797350] [drm] Initialized mediatek 1.0.0 20150513 for mediatek-drm.1.auto on minor 0 <6>[ 3.185627] usb 1-1: new high-speed USB device number 2 using xhci-mtk <6>[ 3.337259] hub 1-1:1.0: USB hub found <6>[ 3.337596] hub 1-1:1.0: 4 ports detected <6>[ 3.341009] hub 1-1:1.0: USB hub found <6>[ 3.341263] hub 1-1:1.0: 4 ports detected <6>[ 3.461847] usb 2-1: new SuperSpeed USB device number 2 using xhci-mtk <6>[ 3.487032] hub 2-1:1.0: USB hub found <6>[ 3.487469] hub 2-1:1.0: 3 ports detected <6>[ 3.490984] hub 2-1:1.0: USB hub found <6>[ 3.491351] hub 2-1:1.0: 3 ports detected <6>[ 3.653764] usb 1-1.4: new high-speed USB device number 3 using xhci-mtk <6>[ 3.781004] hub 1-1.4:1.0: USB hub found <6>[ 3.781382] hub 1-1.4:1.0: 2 ports detected <6>[ 3.784787] hub 1-1.4:1.0: USB hub found <6>[ 3.785104] hub 1-1.4:1.0: 2 ports detected <6>[ 3.861812] usb 2-1.3: new SuperSpeed USB device number 3 using xhci-mtk <6>[ 4.073755] usb 1-1.4.1: new high-speed USB device number 4 using xhci-mtk <6>[ 4.257766] usb 1-1.4.2: new high-speed USB device number 5 using xhci-mtk <6>[ 15.106828] ALSA device list: <6>[ 15.106850] No soundcards found. <6>[ 15.111428] Freeing unused kernel memory: 8448K <6>[ 15.111613] Run /init as init process <6>[ 15.162540] NET: Registered PF_INET6 protocol family <6>[ 15.163549] Segment Routing with IPv6 Welcome to Debian GNU/Linu<6>[ 15.163562] In-situ OAM (IOAM) with IPv6 x 11 (bullseye)<30>[ 15.174950] systemd[1]: systemd 247.3-7+deb11u2 running in system mode. (+PAM +AUDIT +SELINUX +IMA +APPARMOR +SMACK +SYSVINIT +UTMP +LIBCRYPTSETUP +GCRYPT +GNUTLS +ACL +XZ +LZ4 +ZSTD +SECCOMP +BLKID +ELFUTILS +KMOD +IDN2 -IDN +PCRE2 default-hierarchy=unified) [0m! <30>[ 15.175530] systemd[1]: Detected architecture arm64. <30>[ 15.213638] systemd[1]: Set hostname to . <30>[ 15.371575] systemd[1]: Queued start job for default target Graphical Interface. [ OK ] Created slice syste<30>[ 15.406593] systemd[1]: Created slice system-getty.slice. m-getty.slice. [ OK ] Created slice syste<30>[ 15.430383] systemd[1]: Created slice system-modprobe.slice. m-modprobe.slice. [ OK ] Created slic<30>[ 15.458746] systemd[1]: Created slice system-serial\x2dgetty.slice. e system-serial\x2dgetty.slice. [ OK ] Created slic<30>[ 15.483055] systemd[1]: Created slice User and Session Slice. e User and Session Slice. [ OK ] Started Dispatch Pa<30>[ 15.505939] systemd[1]: Started Dispatch Password Requests to Console Directory Watch. ssword …ts to Console Directory Watch. [ OK ] Started Forward Pas<30>[ 15.529986] systemd[1]: Started Forward Password Requests to Wall Directory Watch. sword R…uests to Wall Directory Watch. [ OK ] Reached target Loca<30>[ 15.553832] systemd[1]: Condition check resulted in Arbitrary Executable File Formats File System Automount Point being skipped. <30>[ 15.554080] systemd[1]: Reached target Local Encrypted Volumes. l Encrypted Volumes. [ OK ] Reached target Path<30>[ 15.589831] systemd[1]: Reached target Paths. s. [ OK ] Reached target Remo<30>[ 15.609764] systemd[1]: Reached target Remote File Systems. te File Systems. [ OK ] Reached target Slic<30>[ 15.634154] systemd[1]: Reached target Slices. es. [ OK ] Reached target Swap<30>[ 15.653795] systemd[1]: Reached target Swap. . [ OK ] Listening on initct<30>[ 15.674311] systemd[1]: Listening on initctl Compatibility Named Pipe. l Compatibility Named Pipe. [ OK ] Listening on Journa<30>[ 15.689691] systemd[1]: Listening on Journal Audit Socket. l Audit Socket. [ OK ] Listening on Journa<30>[ 15.710310] systemd[1]: Listening on Journal Socket (/dev/log). l Socket (/dev/log). [ OK ] Listening on<30>[ 15.735060] systemd[1]: Listening on Journal Socket. Journal Socket. [ OK ] Listening on udev C<30>[ 15.754423] systemd[1]: Listening on udev Control Socket. ontrol Socket. [ OK ] Listening on<30>[ 15.778860] systemd[1]: Listening on udev Kernel Socket. udev Kernel Socket. Mounting Huge Pages File Syste<30>[ 15.825818] systemd[1]: Mounting Huge Pages File System... m... Mounting POSIX Message Queue F<30>[ 15.850230] systemd[1]: Mounting POSIX Message Queue File System... ile System... Mounting Kernel Debug File Sys<30>[ 15.878131] systemd[1]: Mounting Kernel Debug File System... tem... <30>[ 15.898302] systemd[1]: Condition check resulted in Kernel Trace File System being skipped. <30>[ 15.903272] systemd[1]: Starting Create list of static device nodes for the current kernel... Starting Create list of st…odes for the current kernel... Starting Load Kernel Module co<30>[ 15.969984] systemd[1]: Starting Load Kernel Module configfs... nfigfs... Starting Load Kernel Module dr<30>[ 15.993780] systemd[1]: Starting Load Kernel Module drm... m... <30>[ 16.013834] systemd[1]: Condition check resulted in Set Up Additional Binary Formats being skipped. Starting Journal Service..<30>[ 16.046073] systemd[1]: Starting Journal Service... . Startin<30>[ 16.068823] systemd[1]: Starting Load Kernel Modules... g Load Kernel Modules... Startin<30>[ 16.092240] systemd[1]: Starting Remount Root and Kernel File Systems... g Remount Root and Kernel File Systems... Starting Coldplug All udev Dev<30>[ 16.117574] systemd[1]: Starting Coldplug All udev Devices... ices... [ OK [<30>[ 16.140904] systemd[1]: Started Journal Service. 0m] Started Journal Service. [ OK ] Mounted Huge Pages File System. [ OK ] Mounted POSIX Message Queue File System. [ OK ] Mounted Kernel Debug File System. [ OK ] Finished Create list of st… nodes for the current kernel. [ OK ] Finished Load Kernel Module configfs. [ OK ] Finished Load Kernel Module drm. [ OK ] Finished Load Kernel Modules. [FAILED] Failed to start Remount Root and Kernel File Systems. See 'systemctl status systemd-remount-fs.service' for details. Mounting Kernel Configuration File System... Starting Flush Journal to Persistent Storage... <46>[ 16.401279] systemd-journald[190]: Received client request to flush runtime journal. Starting Load/Save Random Seed... Starting Apply Kernel Variables... Starting Create System Users... [ OK ] Finished Coldplug All udev Devices. [ OK ] Mounted Kernel Configuration File System. [ OK ] Finished Flush Journal to Persistent Storage. [ OK ] Finished Load/Save Random Seed. [ OK ] Finished Apply Kernel Variables. [ OK ] Finished Create System Users. Starting Create Static Device Nodes in /dev... [ OK ] Finished Create Static Device Nodes in /dev. [ OK ] Reached target Local File Systems (Pre). [ OK ] Reached target Local File Systems. Starting Create Volatile Files and Directories... Starting Rule-based Manage…for Device Events and Files... [ OK ] Finished Create Volatile Files and Directories. [ OK ] Started Rule-based Manager for Device Events and Files. Starting Network Time Synchronization... Starting Update UTMP about System Boot/Shutdown... [ OK ] Finished Update UTMP about System Boot/Shutdown. [ OK ] Started Network Time Synchronization. <6>[ 16.946488] mtk-pcie-gen3 11230000.pcie: host bridge /soc/pcie@11230000 ranges: <6>[ 16.946530] mtk-pcie-gen3 11230000.pcie: MEM 0x0012000000..0x00127fffff -> 0x0012000000 <6>[ 16.946540] mtk-pcie-gen3 11230000.pcie: IO 0x0012800000..0x0012ffffff -> 0x0012800000 [ OK ] Reached target System Initialization. [ OK ] Started Daily Cleanup of Temporary Directories. <6>[ 16.995223] mtk-scp 10500000.scp: assigned reserved memory node scp@50000000 [ OK ] Reached target Syst<6>[ 17.007429] remoteproc remoteproc0: scp is available em Time Set.<6>[ 17.007496] remoteproc remoteproc0: powering up scp <6>[ 17.007500] remoteproc remoteproc0: Booting fw image mediatek/mt8192/scp.img, size 309164 <6>[ 17.007517] mtk-scp 10500000.scp: IPI buf addr 0x000ffdb0 [ OK ] Reached target Syst<6>[ 17.038318] mc: Linux media interface: v0.10 <6>[ 17.038409] usbcore: registered new device driver r8152-cfgselector em Time Synchron<4>[ 17.048772] elants_i2c 4-0010: supply vcc33 not found, using dummy regulator ized. <3>[ 17.049822] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 17.049847] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 17.049856] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <4>[ 17.050290] elants_i2c 4-0010: supply vccio not found, using dummy regulator <3>[ 17.062715] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 17.062744] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 17.062752] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 17.062763] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 [ OK [<3>[ 17.062770] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 17.066089] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 0m] Started [0;<3>[ 17.069993] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 1;39mDiscard unu<3>[ 17.070018] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 sed blocks once <3>[ 17.070026] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <3>[ 17.070113] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 a week. <3>[ 17.070121] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <3>[ 17.070128] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <3>[ 17.070140] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 [ OK ] Reached target Time<3>[ 17.070146] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 rs. <6>[ 17.070409] videodev: Linux video capture interface: v2.00 <3>[ 17.075012] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 17.090641] mtk-pcie-gen3 11230000.pcie: PCI host bridge to bus 0000:00 <6>[ 17.090664] pci_bus 0000:00: root bus resource [bus 00-ff] [ OK ] Listening on D-Bus <6>[ 17.090672] pci_bus 0000:00: root bus resource [mem 0x12000000-0x127fffff] System Message B<6>[ 17.090677] pci_bus 0000:00: root bus resource [io 0x0000-0x7fffff] (bus address [0x12800000-0x12ffffff]) us Socket. <6>[ 17.090720] pci 0000:00:00.0: [14c3:6786] type 01 class 0x060400 <6>[ 17.090740] pci 0000:00:00.0: reg 0x10: [mem 0x00000000-0x00003fff 64bit pref] <6>[ 17.090820] pci 0000:00:00.0: supports D1 D2 <6>[ 17.090823] pci 0000:00:00.0: PME# supported from D0 D1 D2 D3hot D3cold <6>[ 17.096090] sbs-battery 5-000b: sbs-battery: battery gas gauge device registered <6>[ 17.106693] pci 0000:00:00.0: bridge configuration invalid ([bus 00-00]), reconfiguring [ OK ] Reached targ<6>[ 17.107326] pci 0000:01:00.0: [14c3:7961] type 00 class 0x028000 et Sock<6>[ 17.107356] pci 0000:01:00.0: reg 0x10: [mem 0x00000000-0x000fffff 64bit pref] ets. <6>[ 17.107373] pci 0000:01:00.0: reg 0x18: [mem 0x00000000-0x00003fff 64bit pref] <6>[ 17.107388] pci 0000:01:00.0: reg 0x20: [mem 0x00000000-0x00000fff 64bit pref] <6>[ 17.107503] pci 0000:01:00.0: supports D1 D2 <6>[ 17.107505] pci 0000:01:00.0: PME# supported from D0 D1 D2 D3hot D3cold <6>[ 17.121576] pci_bus 0000:01: busn_res: [bus 01-ff] end is updated to 01 [ OK ] Reached targ<6>[ 17.121644] pci 0000:00:00.0: BAR 15: assigned [mem 0x12000000-0x121fffff 64bit pref] et Basi<6>[ 17.121651] pci 0000:00:00.0: BAR 0: assigned [mem 0x12200000-0x12203fff 64bit pref] c System. <6>[ 17.121665] pci 0000:01:00.0: BAR 0: assigned [mem 0x12000000-0x120fffff 64bit pref] <6>[ 17.121681] pci 0000:01:00.0: BAR 2: assigned [mem 0x12100000-0x12103fff 64bit pref] <6>[ 17.121698] pci 0000:01:00.0: BAR 4: assigned [mem 0x12104000-0x12104fff 64bit pref] <6>[ 17.121715] pci 0000:00:00.0: PCI bridge to [bus 01] <6>[ 17.121724] pci 0000:00:00.0: bridge window [mem 0x12000000-0x121fffff 64bit pref] <6>[ 17.122079] pcieport 0000:00:00.0: enabling device (0000 -> 0002) <4>[ 17.122764] sbs-battery 5-000b: I2C adapter does not support I2C_FUNC_SMBUS_READ_BLOCK_DATA. <4>[ 17.122764] Fallback method does not support PEC. <6>[ 17.123633] pcieport 0000:00:00.0: PME: Signaling with IRQ 282 <6>[ 17.123847] pcieport 0000:00:00.0: AER: enabled with IRQ 282 <6>[ 17.134078] elan_i2c 3-0015: Elan Touchpad: Module ID: 0x0128, Firmware: 0x0001, Sample: 0x0001, IAP: 0x0003 <6>[ 17.134706] input: Elan Touchpad as /devices/platform/soc/11d21000.i2c/i2c-3/3-0015/input/input2 <6>[ 17.138602] mtk-scp 10500000.scp: creating channel cros-ec-rpmsg addr 0xd <3>[ 17.140111] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 17.144239] mtk-scp 10500000.scp: SCP is ready. FW version asurada_scp_v2.0.20536+a3bcde3e <6>[ 17.144269] remoteproc remoteproc0: remote processor scp is now up <6>[ 17.161798] r8152-cfgselector 2-1.3: reset SuperSpeed USB device number 3 using xhci-mtk <6>[ 17.166130] input: Elan Touchscreen as /devices/platform/soc/11f00000.i2c/i2c-4/4-0010/input/input3 <4>[ 17.188626] r8152 2-1.3:1.0: Direct firmware load for rtl_nic/rtl8153b-2.fw failed with error -2 <4>[ 17.188634] r8152 2-1.3:1.0: unable to load firmware patch rtl_nic/rtl8153b-2.fw (-2) <5>[ 17.200326] cfg80211: Loading compiled-in X.509 certificates for regulatory database <6>[ 17.205748] cros-ec-dev cros-ec-dev.10.auto: CrOS System Control Processor MCU detected <6>[ 17.215989] cros-ec-rpmsg 10500000.scp.cros-ec-rpmsg.13.-1: Chrome EC device registered <5>[ 17.224384] cfg80211: Loaded X.509 cert 'sforshee: 00b28ddf47aef9cea7' <5>[ 17.224839] cfg80211: Loaded X.509 cert 'wens: 61c038651aabdcf94bd0ac7ff06c7248db18c600' <4>[ 17.224915] platform regulatory.0: Direct firmware load for regulatory.db failed with error -2 <6>[ 17.224924] cfg80211: failed to load regulatory.db <6>[ 17.226880] Bluetooth: Core ver 2.22 <6>[ 17.226962] NET: Registered PF_BLUETOOTH protocol family <6>[ 17.226965] Bluetooth: HCI device and connection manager initialized <6>[ 17.226985] Bluetooth: HCI socket layer initialized <6>[ 17.226992] Bluetooth: L2CAP socket layer initialized <6>[ 17.227002] Bluetooth: SCO socket layer initialized <6>[ 17.228078] usb 1-1.4.1: Found UVC 1.10 device HD User Facing (04f2:b741) <6>[ 17.231115] input: HD User Facing: HD User Facing as /devices/platform/soc/11200000.usb/usb1/1-1/1-1.4/1-1.4.1/1-1.4.1:1.0/input/input4 <6>[ 17.231338] usbcore: registered new interface driver uvcvideo <6>[ 17.241643] r8152 2-1.3:1.0 eth0: v1.12.13 <6>[ 17.241767] usbcore: registered new interface driver r8152 <3>[ 17.248273] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 17.248548] usbcore: registered new interface driver cdc_ether <3>[ 17.249041] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -6 <6>[ 17.249193] usbcore: registered new interface driver r8153_ecm <6>[ 17.250972] mtk-vcodec-enc 17020000.vcodec: Adding to iommu group 0 <6>[ 17.270081] usbcore: registered new interface driver btusb <4>[ 17.272149] bluetooth hci0: Direct firmware load for mediatek/BT_RAM_CODE_MT7961_1_2_hdr.bin failed with error -2 <3>[ 17.272179] Bluetooth: hci0: Failed to load firmware file (-2) <3>[ 17.272183] Bluetooth: hci0: Failed to set up firmware (-2) <4>[ 17.272189] Bluetooth: hci0: HCI Enhanced Setup Synchronous Connection command is advertised, but not supported. <6>[ 17.273064] r8152 2-1.3:1.0 enx00e04c722dd6: renamed from eth0 <3>[ 17.303972] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <3>[ 17.304826] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -6 <3>[ 17.311990] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 17.315730] mt7921e 0000:01:00.0: assigned reserved memory node wifi@c0000000 <6>[ 17.315830] mt7921e 0000:01:00.0: enabling device (0000 -> 0002) <6>[ 17.333575] mt7921e 0000:01:00.0: ASIC revision: 79610010 <3>[ 17.334026] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <3>[ 17.356960] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <3>[ 17.377169] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <3>[ 17.399419] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 17.431919] mt7921e 0000:01:00.0: HW/SW Version: 0x8a108a10, Build Time: 20231109190918a <6>[ 17.431919] <6>[ 17.690178] mt7921e 0000:01:00.0: WM Firmware Version: ____010000, Build Time: 20231109190959 [ OK ] Started D-Bus System Message Bus. Starting User Login Management... Starting Permit User Sessions... [ OK ] Finished Permit User Sessions. [ OK ] Found device /dev/ttyS0. [ OK ] Started User Login Management. [ OK ] Created slice system-systemd\x2dbacklight.slice. [ OK ] Reached target Bluetooth. [ OK ] Listening on Load/Save RF …itch Status /dev/rfkill Watch. [ OK ] Started Getty on tty1. [ OK ] Started Serial Getty on ttyS0. [ OK ] Reached target Login Prompts. [ OK ] Reached target Multi-User System. [ OK ] Reached target Graphical Interface. Starting Load/Save Screen …of leds:white:kbd_backlight... Starting Update UTMP about System Runlevel Changes... [ OK ] Finished Load/Save Screen …s of leds:white:kbd_backlight. Starting Load/Save RF Kill Switch Status... [ OK ] Started Load/Save RF Kill Switch Status. [ OK ] Finished Update UTMP about System Runlevel Changes. Debian GNU/Linux 11 debian-bullseye-arm64 ttyS0 debian-bullseye-arm64 login: root (automatic login) Linux debian-bullseye-arm64 6.1.75-cip14-rt8 #1 SMP PREEMPT Sun Feb 4 04:24:19 UTC 2024 aarch64 The programs included with the Debian GNU/Linux system are free software; the exact distribution terms for each program are described in the individual files in /usr/share/doc/*/copyright. Debian GNU/Linux comes with ABSOLUTELY NO WARRANTY, to the extent permitted by applicable law. / # <6>[ 18.529919] mt7921e 0000:01:00.0 wlp1s0: renamed from wlan0 / # # # / # export SHELL=/bin/sh export SHELL=/bin/sh / # . /lava-12699799/environment . /lava-12699799/environment / # /lava-12699799/bin/lava-test-runner /lava-12699799/0 /lava-12699799/bin/lava-test-runner /lava-12699799/0 + export TESTRUN_ID=0_igt-kms-medi<8>[ 19.012237] atek + cd /lava-12699799/0/tests/0_igt-kms-mediatek + cat uuid + UUID=12699799_1.5.2.3.1 + set +x + IGT_FOR<8>[ 19.028674] CE_DRIVER=mediatek /usr/bin/igt-parser.sh core_auth core_getclient core_getstats<14>[ 19.040981] [IGT] core_auth: executing <14>[ 19.041213] [IGT] core_auth: starting subtest getclient-simple core_getversion<14>[ 19.041348] [IGT] core_auth: finished subtest getclient-simple, SUCCESS <14>[ 19.041418] [IGT] core_auth: exiting, ret=0 <8>[ 19.050626] <14>[ 19.065675] [IGT] core_auth: executing core_setmaster_<14>[ 19.077147] [IGT] core_auth: starting subtest getclient-master-drop vs_auth drm_read<14>[ 19.077284] [IGT] core_auth: finished subtest getclient-master-drop, SUCCESS <14>[ 19.077344] [IGT] core_auth: exiting, ret=0 <8>[ 19.081521] <14>[ 19.093922] [IGT] core_auth: executing kms_addfb_basic kms_atomic kms_flip_event_leak <14>[ 19.110428] [IGT] core_auth: starting subtest basic-auth kms_prop_blob km<14>[ 19.110522] [IGT] core_auth: finished subtest basic-auth, SUCCESS <14>[ 19.110559] [IGT] core_auth: exiting, ret=0 <8>[ 19.114594] <14>[ 19.128041] [IGT] core_auth: executing s_setmode kms_vb<14>[ 19.143414] [IGT] core_auth: starting subtest many-magics lank IGT-Version: 1.27.1-g621c2d3 (aarch64) (Li<14>[ 19.152647] [IGT] core_auth: finished subtest many-magics, SUCCESS <14>[ 19.152701] [IGT] core_auth: exiting, ret=0 <8>[ 19.157585] <8>[ 19.160719] nux: 6.1.75-cip14-rt8 aarch64) Starting subtest: getclient-simple Opened device: /dev/dri/card0 Subtest getclient-simple: SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Starting subtest: getclient-mas<14>[ 19.196731] [IGT] core_getclient: executing <14>[ 19.197007] [IGT] core_getclient: exiting, ret=0 <8>[ 19.205018] ter-drop Opened device: /dev/dri/card0 Subtest getclient-master-drop: SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bas<14>[ 19.230027] [IGT] core_getstats: executing <14>[ 19.230374] [IGT] core_getstats: exiting, ret=0 <8>[ 19.235363] ic-auth Subtest basic-auth: SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: many-magics Reopening device failed after 1020 opens Subtest many-magics<14>[ 19.272042] [IGT] core_getversion: executing <14>[ 19.272339] [IGT] core_getversion: exiting, ret=0 <8>[ 19.276857] : SUCCESS (0.009s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/<14>[ 19.318817] [IGT] core_setmaster_vs_auth: executing <14>[ 19.319150] [IGT] core_setmaster_vs_auth: exiting, ret=0 <8>[ 19.323881] <8>[ 19.338830] card0 SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64<14>[ 19.350747] [IGT] drm_read: executing <14>[ 19.351178] [IGT] drm_read: exiting, ret=77 <8>[ 19.356281] ) Opened device: /dev/dri/card0 SUCCESS (0.000<14>[ 19.370271] [IGT] drm_read: executing <14>[ 19.370698] [IGT] drm_read: exiting, ret=77 <8>[ 19.376489] s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linu<14>[ 19.390007] [IGT] drm_read: executing <14>[ 19.390428] [IGT] drm_read: exiting, ret=77 <8>[ 19.394785] x: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest invalid-buffer: SKIP<14>[ 19.418763] [IGT] drm_read: executing <14>[ 19.419338] [IGT] drm_read: exiting, ret=77 <8>[ 19.424964] (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened <14>[ 19.443987] [IGT] drm_read: executing <14>[ 19.444549] [IGT] drm_read: exiting, ret=77 <8>[ 19.449955] device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest fault-buffer: SKIP (0.000s) IGT-Version: 1.27.1-g621<14>[ 19.470231] [IGT] drm_read: executing <14>[ 19.470784] [IGT] drm_read: exiting, ret=77 <8>[ 19.475894] c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 <14>[ 19.496216] [IGT] drm_read: executing <14>[ 19.496815] [IGT] drm_read: exiting, ret=77 <8>[ 19.502173] <8>[ 19.503522] No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest empty-block: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dr<8>[ 19.529517] i/card0 No KMS driver or no out<14>[ 19.541525] [IGT] kms_addfb_basic: executing puts, pipes: 8, outputs: 0 Subtest empty-nonblock: SKIP (0.000s) IGT-V<14>[ 19.551846] [IGT] kms_addfb_basic: starting subtest unused-handle <14>[ 19.551929] [IGT] kms_addfb_basic: finished subtest unused-handle, SUCCESS ersion: 1.27.1-g<14>[ 19.568573] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.573100] 621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest short-buffer-block: SKIP (0.000s) IGT-Ve<14>[ 19.595453] [IGT] kms_addfb_basic: executing <14>[ 19.599972] [IGT] kms_addfb_basic: starting subtest unused-pitches rsion: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-<14>[ 19.609967] [IGT] kms_addfb_basic: finished subtest unused-pitches, SUCCESS cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver<14>[ 19.621489] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.626634] or no outputs, pipes: 8, output<14>[ 19.639107] [IGT] kms_addfb_basic: executing <14>[ 19.643541] [IGT] kms_addfb_basic: starting subtest unused-offsets s: 0 Subtes<14>[ 19.653206] [IGT] kms_addfb_basic: finished subtest unused-offsets, SUCCESS t short-buffer-nonblock: SKIP (0.000s) IGT-<14>[ 19.662025] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.666743] Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.7<14>[ 19.678269] [IGT] kms_addfb_basic: executing <14>[ 19.682638] [IGT] kms_addfb_basic: starting subtest unused-modifier 5-cip14-rt8 aarch64) Opened device: /dev/dri/ca<14>[ 19.693729] [IGT] kms_addfb_basic: finished subtest unused-modifier, SUCCESS rd0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subt<14>[ 19.705616] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.710395] est short-buffer-wakeup: SKIP (0<14>[ 19.723264] [IGT] kms_addfb_basic: executing <14>[ 19.727621] [IGT] kms_addfb_basic: starting subtest clobberred-modifier .000s) IGT-Version: 1.27.1-g621c2d3 (aarch6<14>[ 19.737676] [IGT] kms_addfb_basic: finished subtest clobberred-modifier, SKIP 4) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/ca<14>[ 19.749720] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 19.754470] rd0 Starting subtest: unused-ha<14>[ 19.767748] [IGT] kms_addfb_basic: executing <14>[ 19.772008] [IGT] kms_addfb_basic: starting subtest invalid-smem-bo-on-discrete ndle Subtest unused-handle: SUCCESS (0.000s<14>[ 19.782860] [IGT] kms_addfb_basic: finished subtest invalid-smem-bo-on-discrete, SKIP ) Test requirement not met <14>[ 19.795560] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 19.800112] in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720<14>[ 19.822456] [IGT] kms_addfb_basic: executing <14>[ 19.827043] [IGT] kms_addfb_basic: starting subtest legacy-format : Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-<14>[ 19.844093] [IGT] kms_addfb_basic: finished subtest legacy-format, SUCCESS Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarc<14>[ 19.853630] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.858299] h64) Opened device: /dev/dri/card0 Starting subtest: unused-pitches Subtest unused-pitches: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, <14>[ 19.884078] [IGT] kms_addfb_basic: executing file ../lib/drmtest.c:720: Test<14>[ 19.891337] [IGT] kms_addfb_basic: starting subtest no-handle <14>[ 19.891416] [IGT] kms_addfb_basic: finished subtest no-handle, SUCCESS requirement: is_i915_device(fd) Test requireme<14>[ 19.907009] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.911899] nt not met in function igt_require_i915, file ..<14>[ 19.922832] [IGT] kms_addfb_basic: executing <14>[ 19.929274] [IGT] kms_addfb_basic: starting subtest basic /lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KM<14>[ 19.937532] [IGT] kms_addfb_basic: finished subtest basic, SUCCESS S driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.<14>[ 19.949739] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.954342] 1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aa<14>[ 19.966668] [IGT] kms_addfb_basic: executing <14>[ 19.973153] [IGT] kms_addfb_basic: starting subtest bad-pitch-0 rch64) Opened device: /dev/dri/card0 Starting <14>[ 19.981799] [IGT] kms_addfb_basic: finished subtest bad-pitch-0, SUCCESS subtest: unused-<14>[ 19.993360] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 19.998093] offsets Subtest unused-offsets: SUCCESS (0.<14>[ 20.009088] [IGT] kms_addfb_basic: executing 000s) Test requirement not <14>[ 20.015417] [IGT] kms_addfb_basic: starting subtest bad-pitch-32 met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: unused-modifier Subtest unused-modifier: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: clobberred-modifier Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Subtest clobberred-modifier: SKIP (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-smem-bo-on-discrete Test requirement not met in function igt_require_intel, file ../lib/drmtest.c:715: Test requirement: is_intel_device(fd) Subtest invalid-smem-bo-on-discrete: SKIP (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: legacy-format Successfully fuzzed 10000 {bpp, depth} variations Subtest legacy-format: SUCCESS (0.006s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: no-handle Subtest no-handle: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: basic Subtest basic: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bad-pitch-0 Subtest bad-pitch-0: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.<14>[ 20.355363] [IGT] kms_addfb_basic: finished subtest bad-pitch-32, SUCCESS c:720: Test req<14>[ 20.365341] [IGT] kms_addfb_basic: exiting, ret=0 uirement: is_i91<8>[ 20.370094] 5_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/d<14>[ 20.393135] [IGT] kms_addfb_basic: executing ri/card0 Starting subtest: bad-pitch-32 Subtest bad-pitch-32: SUCCESS (0.000s) Test r<14>[ 20.405017] [IGT] kms_addfb_basic: starting subtest bad-pitch-63 <14>[ 20.405152] [IGT] kms_addfb_basic: finished subtest bad-pitch-63, SUCCESS equirement not m<14>[ 20.420345] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.425590] et in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd<14>[ 20.438179] [IGT] kms_addfb_basic: executing <14>[ 20.444730] [IGT] kms_addfb_basic: starting subtest bad-pitch-128 ) Test requirem<14>[ 20.453236] [IGT] kms_addfb_basic: finished subtest bad-pitch-128, SUCCESS ent not met in function igt_require_i915, file .<14>[ 20.462105] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.466550] ./lib/drmtest.c:720: Test requirement: is_i915_<14>[ 20.478240] [IGT] kms_addfb_basic: executing <14>[ 20.484955] [IGT] kms_addfb_basic: starting subtest bad-pitch-256 device(fd) No KMS driver or no outputs, pipes: <14>[ 20.493516] [IGT] kms_addfb_basic: finished subtest bad-pitch-256, SUCCESS 8, outputs: 0 I<14>[ 20.505140] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.509662] GT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.<14>[ 20.521298] [IGT] kms_addfb_basic: executing 1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bad-pitch-63 Subtest bad-pitch-63: SUCCESS (0.000<14>[ 20.533736] [IGT] kms_addfb_basic: starting subtest bad-pitch-1024 <14>[ 20.533841] [IGT] kms_addfb_basic: finished subtest bad-pitch-1024, SUCCESS s) Test req<14>[ 20.552460] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.556791] uirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:72<14>[ 20.579144] [IGT] kms_addfb_basic: executing <14>[ 20.586395] [IGT] kms_addfb_basic: starting subtest bad-pitch-999 <14>[ 20.593794] [IGT] kms_addfb_basic: finished subtest bad-pitch-999, SUCCESS 0: Test require<14>[ 20.601277] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.606210] ment: is_i915_device(fd) No KMS driver or no ou<14>[ 20.617237] [IGT] kms_addfb_basic: executing tputs, pipes: 8, outputs: 0 IGT<14>[ 20.623839] [IGT] kms_addfb_basic: starting subtest bad-pitch-65536 <14>[ 20.623932] [IGT] kms_addfb_basic: finished subtest bad-pitch-65536, SUCCESS -Version: 1.27.1<14>[ 20.640462] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.644804] -g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bad-pitch-128 Subtest bad-pitch-128: SUCCESS (0.000s) Test requirement not met<14>[ 20.666917] [IGT] kms_addfb_basic: executing in function igt_require_i915, f<14>[ 20.676028] [IGT] kms_addfb_basic: starting subtest invalid-get-prop-any <14>[ 20.676098] [IGT] kms_addfb_basic: finished subtest invalid-get-prop-any, SUCCESS ile ../lib/drmte<14>[ 20.693280] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.697999] st.c:720: Test requirement: is_<14>[ 20.709036] [IGT] kms_addfb_basic: executing i915_device(fd) Test requirement not met in fun<14>[ 20.717388] [IGT] kms_addfb_basic: starting subtest invalid-get-prop <14>[ 20.717596] [IGT] kms_addfb_basic: finished subtest invalid-get-prop, SUCCESS ction igt_requir<14>[ 20.733304] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.737744] e_i915, file ../lib/drmtest.c:72<14>[ 20.748147] [IGT] kms_addfb_basic: executing 0: Test requirement: is_i915_device(fd) No KMS<14>[ 20.756367] [IGT] kms_addfb_basic: starting subtest invalid-set-prop-any <14>[ 20.756478] [IGT] kms_addfb_basic: finished subtest invalid-set-prop-any, SUCCESS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1<14>[ 20.773792] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.778170] -g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bad-pitch-256 Subte<14>[ 20.800237] [IGT] kms_addfb_basic: executing st bad-pitch-256: SUCCESS (0.000<14>[ 20.809325] [IGT] kms_addfb_basic: starting subtest invalid-set-prop <14>[ 20.809402] [IGT] kms_addfb_basic: finished subtest invalid-set-prop, SUCCESS s) Test req<14>[ 20.824762] [IGT] kms_addfb_basic: exiting, ret=0 uirement not met in function igt<8>[ 20.831558] _require_i915, file ../lib/drmtest.c:720: Test requirement: is_<14>[ 20.841959] [IGT] kms_addfb_basic: executing i915_device(fd) Test requiremen<14>[ 20.852017] [IGT] kms_addfb_basic: starting subtest master-rmfb <14>[ 20.852126] [IGT] kms_addfb_basic: finished subtest master-rmfb, SUCCESS t not met in function igt_requir<14>[ 20.867886] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 20.874990] e_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.<14>[ 20.896814] [IGT] kms_addfb_basic: executing 75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bad-pitch-1024 Subt<14>[ 20.909408] [IGT] kms_addfb_basic: starting subtest addfb25-modifier-no-flag <14>[ 20.909629] [IGT] kms_addfb_basic: finished subtest addfb25-modifier-no-flag, SUCCESS est bad-pitch-1024: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bad-pitch-999 Subtest bad-pitch-999: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: bad-pitch-65536 Subtest bad-pitch-65536: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-get-prop-any Subtest invalid-get-prop-any: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-get-prop Subtest invalid-get-prop: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-set-prop-any Subtest invalid-set-prop-any: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-set-prop Subtest invalid-set-prop: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: master-rmfb Subtest master-rmfb: SUCCESS (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: addfb25-modifi<14>[ 21.258759] [IGT] kms_addfb_basic: exiting, ret=0 <8>[ 21.263913] er-no-flag Subtest addfb25-<14>[ 21.275925] [IGT] kms_addfb_basic: executing modifier-no-flag: SUCCESS (0.000s) Test requirement not met in function igt<14>[ 21.288025] [IGT] kms_addfb_basic: starting subtest addfb25-bad-modifier _require_i915, file ../lib/drmtest.c:720: Test requirement: is_<14>[ 21.299512] [IGT] kms_addfb_basic: finished subtest addfb25-bad-modifier, FAIL <14>[ 21.299770] [IGT] kms_addfb_basic: exiting, ret=98 <8>[ 21.307083] i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_de<14>[ 21.330015] [IGT] kms_addfb_basic: executing vice(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1<14>[ 21.343759] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.349357] -g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/c<14>[ 21.362769] [IGT] kms_addfb_basic: executing ard0 Starting subtest: addfb25-bad-modifier (kms_addfb_basic:442) CRITICAL: Te<14>[ 21.375462] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.380259] st assertion failure function ad<14>[ 21.391398] [IGT] kms_addfb_basic: executing dfb25_tests, file ../tests/kms_addfb_basic.c:662: (kms_addfb_basic:442) CRITICA<14>[ 21.404173] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.408750] L: Failed assertion: igt_ioctl((fd), ((((2U|1U) << (((0+8)+8)+14)) | ((('d')) << (0+8)) | (((0xB8)) << 0) | ((((sizeof(struct drm_mode_fb_cmd2)))) << ((0+8)+8)))), (&f)) == -1 <14>[ 21.431696] [IGT] kms_addfb_basic: executing (kms_addfb_basic:442) CRITICAL: error: 0 != -1 Stack trace: #0 ../lib/igt_c<14>[ 21.445405] [IGT] kms_addfb_basic: exiting, ret=77 ore.c:1971 __igt_fail_assert() #1 [+0xe17947e0] #2 [+0xe<8>[ 21.457161] 1796278] #3 [+0xe179167c] #4 [__libc_start_main+0xe8] #5 [+0xe17916b4<14>[ 21.470235] [IGT] kms_addfb_basic: executing ] #6 [+0xe17916b4] Subtest addfb25-bad-modifier failed. **** DEBUG<14>[ 21.482977] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.487680] **** (kms_addfb_basic:442) ioc<14>[ 21.500017] [IGT] kms_addfb_basic: executing tl_wrappers-DEBUG: Test requirement passed: igt_has_fb_modifiers(fd) (kms_addfb<14>[ 21.512886] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.517571] _basic:442) CRITICAL: Test asser<14>[ 21.528751] [IGT] kms_addfb_basic: executing tion failure function addfb25_tests, file ../tests/kms_addfb_basic.c:662: (kms_addfb_basic:442) CRITICAL: Failed assertion: igt_ioctl((fd), ((((2U|1U) << (((0+8)+8)+14)) | ((('d')) << (0+8)) | (((0xB8)) << 0) | ((((sizeof(struct drm_mode_fb_cmd2)))) << ((0+8)+8)))), (&f)) == -1 (kms_addfb_basic:442) CRITICAL: error: 0 != -1 (kms_addfb_basic:442) igt_core-INFO: Stack trace: (kms_addfb_basic:442) igt_core-INFO: #0 ../lib/igt_core.c:1971 __igt_fail_assert() (kms_addfb_basic:442) igt_core-INFO: #1 [+0xe17947e0] (kms_addfb_basic:442) igt_core-INFO: #2 [+0xe1796278] (kms_addfb_basic:442) igt_core-INFO: #3 [+0xe179167c] (kms_addfb_basic:442) igt_core-INFO: #4 [__libc_start_main+0xe8] (kms_addfb_basic:442) igt_core-INFO: #5 [+0xe17916b4] (kms_addfb_basic:442) igt_core-INFO: #6 [+0xe17916b4] **** END **** Subtest addfb25-bad-modifier: FAIL (0.011s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Subtest addfb25-x-tiled-mismatch-legacy: SKIP (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Subtest addfb25-x-tiled-legacy: SKIP (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Subtest addfb25-framebuffer-vs-set-tiling: SKIP (0.000s) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Subtest basic-x-tiled-legacy: SKIP (0.000s) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Subtest framebuffer-vs-set-tiling: SKIP (0.000s) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Subtest tile-pitch-mismatch: SKIP (0.000s) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-V<14>[ 21.873974] [IGT] kms_addfb_basic: exiting, ret=77 ersion: 1.27.1-g621c2d3 (aarch64<8>[ 21.884486] ) (Linux: 6.1.75-cip14-rt8 aarch64) Opened devi<14>[ 21.896474] [IGT] kms_addfb_basic: executing ce: /dev/dri/card0 Test requirement not met in function igt_require_i915, file <14>[ 21.909184] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.913893] ../lib/drmtest.c:720: Test requirement: is_i915<14>[ 21.925133] [IGT] kms_addfb_basic: executing _device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device<14>[ 21.937740] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.944340] (fd) Subtest basic-y-tiled-legacy: SKIP (0.<14>[ 21.956608] [IGT] kms_addfb_basic: executing 000s) No KMS driver or no outputs, pipes: 8, outputs: 0 IGT-Version: 1.27.<14>[ 21.969265] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 21.974073] 1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requ<14>[ 21.986260] [IGT] kms_addfb_basic: executing irement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test r<14>[ 21.998974] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 22.003706] equirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, <14>[ 22.026229] [IGT] kms_addfb_basic: executing outputs: 0 Subtest size-max: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d<14>[ 22.040131] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 22.045933] 3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test r<14>[ 22.074124] [IGT] kms_addfb_basic: executing equirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: <14>[ 22.088009] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 22.092959] 0 Subtest too-wide: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file<14>[ 22.120475] [IGT] kms_addfb_basic: executing ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib<14>[ 22.134407] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 22.140286] /drmtest.c:720: Test requiremen<14>[ 22.153337] [IGT] kms_addfb_basic: executing t: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest too-high: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Ope<14>[ 22.170909] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 22.175538] ned device: /dev/dri/card0 Test<14>[ 22.188272] [IGT] kms_addfb_basic: executing requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: T<14>[ 22.201165] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 22.205830] est requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No<14>[ 22.228055] [IGT] kms_addfb_basic: executing KMS driver or no outputs, pipes: 8, outputs: 0 Subtest bo-too-small: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1<14>[ 22.241912] [IGT] kms_addfb_basic: exiting, ret=77 <8>[ 22.247567] <8>[ 22.250801] .75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require<8>[ 22.277837] _i915, file ../lib/drmtest.c:720: Test requirement: is_i915_dev<14>[ 22.291816] [IGT] kms_atomic: executing <14>[ 22.292248] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.297015] ice(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest small-bo: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /d<14>[ 22.322236] [IGT] kms_atomic: executing <14>[ 22.322797] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.328550] ev/dri/card0 Test requirement n<14>[ 22.343664] [IGT] kms_atomic: executing <14>[ 22.344088] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.348538] ot met in function igt_require_i<14>[ 22.364254] [IGT] kms_atomic: executing <14>[ 22.364690] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.371147] 915, file ../lib/drmtest.c:720: <14>[ 22.383628] [IGT] kms_atomic: executing <14>[ 22.384039] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.388863] Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i<14>[ 22.413077] [IGT] kms_atomic: executing 915_device(fd) No KMS driver or no outputs, pip<14>[ 22.419018] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.423234] es: 8, outputs: 0 Subtest bo-too-small-due-to-tiling: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1<14>[ 22.443702] [IGT] kms_atomic: executing <14>[ 22.444214] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.449228] .75-cip14-rt8 aarch64) Opened device: /dev/dri/<14>[ 22.462943] [IGT] kms_atomic: executing <14>[ 22.463370] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.467794] card0 Test requirement not met <14>[ 22.484229] [IGT] kms_atomic: executing <14>[ 22.484617] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.491380] in function igt_require_i915, fi<14>[ 22.503504] [IGT] kms_atomic: executing <14>[ 22.503860] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.511149] le ../lib/drmtest.c:720: Test r<14>[ 22.523318] [IGT] kms_atomic: executing <14>[ 22.523695] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.527648] equirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no out<14>[ 22.553803] [IGT] kms_atomic: executing <14>[ 22.554302] [IGT] kms_atomic: exiting, ret=77 <8>[ 22.559392] <8>[ 22.560672] puts, pipes: 8, outputs: 0 Subtest addfb25-y-tiled-legacy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test<8>[ 22.591035] requirement not<14>[ 22.601290] [IGT] kms_flip_event_leak: executing met in function igt_require_i91<14>[ 22.607553] [IGT] kms_flip_event_leak: exiting, ret=77 <8>[ 22.612258] <8>[ 22.613723] 5, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No<8>[ 22.639027] KMS driver or no outputs, pipes: 8, outputs: 0 Subtest addfb25-yf-tiled-le<14>[ 22.651015] [IGT] kms_prop_blob: executing <14>[ 22.651304] [IGT] kms_prop_blob: starting subtest basic <14>[ 22.651355] [IGT] kms_prop_blob: finished subtest basic, SUCCESS <14>[ 22.651397] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 22.658659] gacy: SKIP (0.000s) IGT-Version: 1.27.1-g62<14>[ 22.682808] [IGT] kms_prop_blob: executing <14>[ 22.683254] [IGT] kms_prop_blob: starting subtest blob-prop-core <14>[ 22.683356] [IGT] kms_prop_blob: finished subtest blob-prop-core, SUCCESS <14>[ 22.683448] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 22.688636] <14>[ 22.704901] [IGT] kms_prop_blob: executing 1c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device<14>[ 22.721478] [IGT] kms_prop_blob: starting subtest blob-prop-validate : /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest addfb25-y-tiled-small-legacy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) Test requirement not met in function igt_require_i915, file ../lib/drmtest.c:720: Test requirement: is_i915_device(fd) No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest addfb25-4-tiled: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest plane-overlay-legacy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest plane-primary-legacy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest plane-primary-overlay-mutable-zpos: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest plane-immutable-zpos: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest test-only: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest plane-cursor-legacy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest plane-invalid-params: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest plane-invalid-params-fence: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest crtc-invalid-params: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest crtc-invalid-params-fence: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest atomic-invalid-params: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest atomic_plane_damage: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest basic: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: basic Subtest basic: SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: blob-prop-core<14>[ 23.061682] [IGT] kms_prop_blob: finished subtest blob-prop-validate, SUCCESS <14>[ 23.061801] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 23.066276] <14>[ 23.079584] [IGT] kms_prop_blob: executing Subtest blob-prop-core: SU<14>[ 23.091644] [IGT] kms_prop_blob: starting subtest blob-prop-lifetime <14>[ 23.091717] [IGT] kms_prop_blob: finished subtest blob-prop-lifetime, SUCCESS <14>[ 23.091747] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 23.096933] <14>[ 23.113378] [IGT] kms_prop_blob: executing CCESS (0.000s)[<14>[ 23.125437] [IGT] kms_prop_blob: starting subtest blob-multiple 0m IGT-Version:<14>[ 23.133069] [IGT] kms_prop_blob: finished subtest blob-multiple, SUCCESS <14>[ 23.133111] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 23.137372] 1.27.1-g621c2d3<14>[ 23.153439] [IGT] kms_prop_blob: executing (aarch64) (Linux: 6.1.75-cip14-<14>[ 23.159507] [IGT] kms_prop_blob: starting subtest invalid-get-prop-any <14>[ 23.159562] [IGT] kms_prop_blob: finished subtest invalid-get-prop-any, SUCCESS <14>[ 23.159610] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 23.163785] rt8 aarch64) Op<14>[ 23.189219] [IGT] kms_prop_blob: executing <14>[ 23.189736] [IGT] kms_prop_blob: starting subtest invalid-get-prop ened device: /dev/dri/card0 Starting subtest: blob-prop-validat<14>[ 23.201725] [IGT] kms_prop_blob: finished subtest invalid-get-prop, SUCCESS <14>[ 23.201785] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 23.206761] <14>[ 23.219355] [IGT] kms_prop_blob: executing e Subtest blob-prop-validat<14>[ 23.231261] [IGT] kms_prop_blob: starting subtest invalid-set-prop-any <14>[ 23.231308] [IGT] kms_prop_blob: finished subtest invalid-set-prop-any, SUCCESS <14>[ 23.231343] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 23.235384] e: SUCCESS (0.00<14>[ 23.261016] [IGT] kms_prop_blob: executing <14>[ 23.261422] [IGT] kms_prop_blob: starting subtest invalid-set-prop 0s) IGT-Ver<14>[ 23.261621] [IGT] kms_prop_blob: finished subtest invalid-set-prop, SUCCESS sion: 1.27.1-g62<14>[ 23.261788] [IGT] kms_prop_blob: exiting, ret=0 <8>[ 23.277504] <8>[ 23.278681] 1c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: blob-prop-lifetime Subt<8>[ 23.307298] est blob-prop-lifetime: SUCCESS <14>[ 23.317417] [IGT] kms_setmode: executing (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarc<14>[ 23.323162] [IGT] kms_setmode: starting subtest basic <14>[ 23.323214] [IGT] kms_setmode: finished subtest basic, SKIP <14>[ 23.323253] [IGT] kms_setmode: exiting, ret=77 <8>[ 23.330563] <14>[ 23.343397] [IGT] kms_setmode: executing h64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened d<14>[ 23.354236] [IGT] kms_setmode: starting subtest basic-clone-single-crtc evice: /dev/dri/<14>[ 23.354287] [IGT] kms_setmode: finished subtest basic-clone-single-crtc, SKIP <14>[ 23.354328] [IGT] kms_setmode: exiting, ret=77 <8>[ 23.359972] card0 Starting subtest: blob-multiple Subt<14>[ 23.386801] [IGT] kms_setmode: executing <14>[ 23.387258] [IGT] kms_setmode: starting subtest invalid-clone-single-crtc <14>[ 23.387337] [IGT] kms_setmode: finished subtest invalid-clone-single-crtc, SKIP <14>[ 23.387400] [IGT] kms_setmode: exiting, ret=77 <8>[ 23.393324] est blob-multiple: SUCCESS (0.000s) IGT-Ver<14>[ 23.423010] [IGT] kms_setmode: executing <14>[ 23.423358] [IGT] kms_setmode: starting subtest invalid-clone-exclusive-crtc <14>[ 23.423407] [IGT] kms_setmode: finished subtest invalid-clone-exclusive-crtc, SKIP <14>[ 23.423452] [IGT] kms_setmode: exiting, ret=77 <8>[ 23.428374] sion: 1.27.1-g621c2d3 (aarch64) <14>[ 23.459845] [IGT] kms_setmode: executing (Linux: 6.1.75-c<14>[ 23.460163] [IGT] kms_setmode: starting subtest clone-exclusive-crtc <14>[ 23.460208] [IGT] kms_setmode: finished subtest clone-exclusive-crtc, SKIP <14>[ 23.460242] [IGT] kms_setmode: exiting, ret=77 <8>[ 23.465238] ip14-rt8 aarch64) Opened device: /dev/dri/card0<14>[ 23.494685] [IGT] kms_setmode: executing <14>[ 23.494986] [IGT] kms_setmode: starting subtest invalid-clone-single-crtc-stealing <14>[ 23.495028] [IGT] kms_setmode: finished subtest invalid-clone-single-crtc-stealing, SKIP <14>[ 23.495064] [IGT] kms_setmode: exiting, ret=77 <8>[ 23.500077] <8>[ 23.501978] <8>[ 23.514520] Starting subtest: invalid-get-prop-any Subtest invalid-get-prop-any: SUCCESS (0.000s)<14>[ 23.546917] [IGT] kms_vblank: executing IGT-Version: 1<14>[ 23.547700] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.553495] .27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-get-prop Subtest invalid-get-prop: SUCCESS (0.000s)[0<14>[ 23.579324] [IGT] kms_vblank: executing m IGT-Version: <14>[ 23.580039] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.585879] 1.27.1-g621c2d3 (aarch64) (Linux<14>[ 23.599150] [IGT] kms_vblank: executing : 6.1.75-cip14-r<14>[ 23.599644] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.606750] t8 aarch64) Opened device: /dev<14>[ 23.619909] [IGT] kms_vblank: executing /dri/card0 Star<14>[ 23.620382] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.624478] ting subtest: invalid-set-prop-any Subtest invalid-set-prop-any: SUCCESS (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarc<14>[ 23.650135] [IGT] kms_vblank: executing <14>[ 23.650913] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.655917] h64) Opened device: /dev/dri/ca<14>[ 23.670958] [IGT] kms_vblank: executing <14>[ 23.671430] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.675550] rd0 Starting subtest: invalid-set-prop Sub<14>[ 23.690253] [IGT] kms_vblank: executing <14>[ 23.690725] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.696142] test invalid-set-prop: SUCCESS (<14>[ 23.711355] [IGT] kms_vblank: executing <14>[ 23.711823] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.716017] 0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch<14>[ 23.730476] [IGT] kms_vblank: executing 64) (Linux: 6.1.<14>[ 23.730955] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.735123] 75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting s<14>[ 23.757364] [IGT] kms_vblank: executing ubtest: basic No dynamic tests executed. S<14>[ 23.762860] [IGT] kms_vblank: exiting, ret=77 ubtest basic: SK<8>[ 23.767169] IP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/d<14>[ 23.787491] [IGT] kms_vblank: executing <14>[ 23.788241] [IGT] kms_vblank: exiting, ret=77 ri/card0 Starti<8>[ 23.793940] ng subtest: basi<14>[ 23.809230] [IGT] kms_vblank: executing c-clone-single-crtc No dynamic tests executed. <14>[ 23.815040] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.821619] Subtest basic-clone-single-<14>[ 23.832077] [IGT] kms_vblank: executing crtc: SKIP (0.00<14>[ 23.832548] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.839645] 0s) IGT-Version: 1.27.1-g62<14>[ 23.851941] [IGT] kms_vblank: executing 1c2d3 (aarch64) <14>[ 23.852415] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.856446] (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-clone-single-crtc N<14>[ 23.879003] [IGT] kms_vblank: executing <14>[ 23.879842] [IGT] kms_vblank: exiting, ret=77 <8>[ 23.884949] o dynamic tests executed. S<14>[ 23.899019] [IGT] kms_vblank: executing ubtest invalid-clone-single-crtc: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-clone-exclusive-crtc No dynamic tests executed. Subtest invalid-clone-exclusive-crtc: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: clone-exclusive-crtc No dynamic tests executed. Subtest clone-exclusive-crtc: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 Starting subtest: invalid-clone-single-crtc-stealing No dynamic tests executed. Subtest invalid-clone-single-crtc-stealing: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest invalid: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest crtc-id: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-accuracy-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-query-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-wait-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-wait-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-wait-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes:<14>[ 24.237118] [IGT] kms_vblank: exiting, ret=77 8, outputs: 0 <8>[ 24.241950] Subtest pipe-A-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver o<14>[ 24.263928] [IGT] kms_vblank: executing <14>[ 24.264771] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.269718] r no outputs, pipes: 8, outputs:<14>[ 24.283393] [IGT] kms_vblank: executing 0 Subtest <14>[ 24.283872] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.291071] pipe-A-wait-busy<14>[ 24.304420] [IGT] kms_vblank: executing : SKIP (0.000s)<14>[ 24.304891] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.309383] [0m IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 <14>[ 24.335782] [IGT] kms_vblank: executing <14>[ 24.336596] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.341803] Subtest pipe-A-wait-busy-ha<14>[ 24.355501] [IGT] kms_vblank: executing ng: SKIP (0.000s<14>[ 24.356020] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.362191] ) IGT-Versi<14>[ 24.377297] [IGT] kms_vblank: executing on: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip<14>[ 24.383154] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.387694] 14-rt8 aarch64) <14>[ 24.400449] [IGT] kms_vblank: executing Opened device: <14>[ 24.400951] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.407757] /dev/dri/card0 <14>[ 24.421116] [IGT] kms_vblank: executing No KMS driver or no outputs, pipes: 8, outputs: <14>[ 24.421603] [IGT] kms_vblank: exiting, ret=77 0 Subtest p<8>[ 24.431045] ipe-A-wait-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75<14>[ 24.453229] [IGT] kms_vblank: executing -cip14-rt8 aarch64) Opened device: /dev/dri/car<14>[ 24.458450] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.462641] d0 No KMS driver or no outputs,<14>[ 24.475471] [IGT] kms_vblank: executing pipes: 8, outpu<14>[ 24.475958] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.480023] ts: 0 Subtest pipe-A-wait-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3<14>[ 24.502446] [IGT] kms_vblank: executing <14>[ 24.503221] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.508259] (aarch64) (Linux: 6.1.75-cip14-<14>[ 24.523573] [IGT] kms_vblank: executing <14>[ 24.524031] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.530624] rt8 aarch64) Opened device: /de<14>[ 24.542929] [IGT] kms_vblank: executing <14>[ 24.543417] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.549574] v/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-ts-continuation-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarc<14>[ 24.573798] [IGT] kms_vblank: executing <14>[ 24.574682] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.580130] h64) Opened device: /dev/dri/ca<14>[ 24.595511] [IGT] kms_vblank: executing <14>[ 24.595948] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.600725] rd0 No KMS driver or no outputs, pipes: 8, outp<14>[ 24.614806] [IGT] kms_vblank: executing <14>[ 24.615292] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.621377] uts: 0 Subtest pipe-A-ts-co<14>[ 24.635929] [IGT] kms_vblank: executing <14>[ 24.636412] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.645846] ntinuation-idle-hang: SKIP (0.00<14>[ 24.656272] [IGT] kms_vblank: executing <14>[ 24.656738] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.662878] 0s) IGT-Version: 1.27.1-g621c2d3 (aarch64) <14>[ 24.674562] [IGT] kms_vblank: executing <14>[ 24.675040] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.681119] (Linux: 6.1.75-cip14-rt8 aarch64<14>[ 24.695676] [IGT] kms_vblank: executing <14>[ 24.696161] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.702186] ) Opened device: /dev/dri/card0<14>[ 24.715849] [IGT] kms_vblank: executing <14>[ 24.716323] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.722473] No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-ts-continuation-dpms-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14<14>[ 24.748352] [IGT] kms_vblank: executing <14>[ 24.749197] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.754323] -rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes<14>[ 24.772746] [IGT] kms_vblank: executing : 8, outputs: 0 <14>[ 24.773831] [IGT] kms_vblank: exiting, ret=77 Subtest pipe-A-ts-continuation-dpms-suspend: SKIP (0.000s) IGT-Version<8>[ 24.788388] : 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14<14>[ 24.798748] [IGT] kms_vblank: executing <14>[ 24.799209] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.808298] -rt8 aarch64) Opened device: /d<14>[ 24.819556] [IGT] kms_vblank: executing <14>[ 24.820031] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.824960] ev/dri/card0 No KMS driver or no outputs, pipes<14>[ 24.838604] [IGT] kms_vblank: executing <14>[ 24.839081] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.846507] : 8, outputs: 0 Subtest pip<14>[ 24.859467] [IGT] kms_vblank: executing <14>[ 24.859940] [IGT] kms_vblank: exiting, ret=77 <8>[ 24.863994] e-A-ts-continuation-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no out<14>[ 24.890600] [IGT] kms_vblank: executing puts, pipes: 8, outputs: 0 Subtest pipe-A-ts-continuation-modeset: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-ts-continuation-modeset-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-A-ts-continuation-modeset-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-accuracy-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-query-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-wait-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-wait-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-wait-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-wait-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-wait-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8<14>[ 25.228311] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.233544] , outputs: 0 Subtest pipe-B<14>[ 25.243624] [IGT] kms_vblank: executing -wait-forked-bus<14>[ 25.244093] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.250013] y: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipe<14>[ 25.276953] [IGT] kms_vblank: executing s: 8, outputs: 0 Subtest pi<14>[ 25.283384] [IGT] kms_vblank: exiting, ret=77 pe-B-wait-forked-busy-hang: SKIP (0.000s) I<8>[ 25.293434] GT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened <14>[ 25.307104] [IGT] kms_vblank: executing <14>[ 25.307663] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.317327] device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 S<14>[ 25.329972] [IGT] kms_vblank: executing <14>[ 25.330519] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.337086] ubtest pipe-B-ts<14>[ 25.352838] [IGT] kms_vblank: executing <14>[ 25.353382] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.359817] -continuation-idle: SKIP (0.000s<14>[ 25.372025] [IGT] kms_vblank: executing <14>[ 25.372580] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.379390] ) IGT-Version: 1.27.1-g621c<14>[ 25.391914] [IGT] kms_vblank: executing <14>[ 25.392432] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.399338] 2d3 (aarch64) (L<14>[ 25.412572] [IGT] kms_vblank: executing <14>[ 25.413087] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.419402] inux: 6.1.75-cip14-rt8 aarch64) <14>[ 25.431757] [IGT] kms_vblank: executing <14>[ 25.432232] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.436914] Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-ts-continuation-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3<14>[ 25.464526] [IGT] kms_vblank: executing <14>[ 25.465309] [IGT] kms_vblank: exiting, ret=77 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 <8>[ 25.484895] Subtest pipe-B-ts-continuation-dpms-rpm: SKI<14>[ 25.495644] [IGT] kms_vblank: executing <14>[ 25.496123] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.501972] P (0.000s) IGT-Version: 1.27.1-g621c2d3 (aa<14>[ 25.514781] [IGT] kms_vblank: executing <14>[ 25.515285] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.520366] rch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 <14>[ 25.542949] [IGT] kms_vblank: executing <14>[ 25.543736] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.548905] Subtest pipe-B-ts-continuation-d<14>[ 25.563470] [IGT] kms_vblank: executing <14>[ 25.563952] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.570247] pms-suspend: SKIP (0.000s) IGT-Version: 1.2<14>[ 25.582582] [IGT] kms_vblank: executing <14>[ 25.583065] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.587792] 7.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-ts-continuation-s<14>[ 25.615677] [IGT] kms_vblank: executing <14>[ 25.616461] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.621867] uspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/car<14>[ 25.642089] [IGT] kms_vblank: executing <14>[ 25.642879] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.648055] d0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-B-ts-continuation-modeset: SKIP (0.000s)<14>[ 25.670301] [IGT] kms_vblank: executing <14>[ 25.671140] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.676492]  IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /<14>[ 25.695914] [IGT] kms_vblank: executing <14>[ 25.696785] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.702112] dev/dri/card0 No KMS driver or <14>[ 25.715028] [IGT] kms_vblank: executing <14>[ 25.715472] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.721765] no outputs, pipes: 8, outputs: 0 Subtest pi<14>[ 25.734290] [IGT] kms_vblank: executing <14>[ 25.734736] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.741324] pe-B-ts-continuation-modeset-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or <14>[ 25.765913] [IGT] kms_vblank: executing <14>[ 25.766776] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.772675] no outputs, pipes: 8, outputs: 0 Subtest pi<14>[ 25.786834] [IGT] kms_vblank: executing <14>[ 25.787307] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.793182] pe-B-ts-continuation-modeset-rpm<14>[ 25.807659] [IGT] kms_vblank: executing <14>[ 25.808093] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.814392] : SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No<14>[ 25.836606] [IGT] kms_vblank: executing <14>[ 25.837515] [IGT] kms_vblank: exiting, ret=77 KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-accuracy-idl<8>[ 25.851749] e: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-idle: SKIP (0.000s)[<14>[ 25.878711] [IGT] kms_vblank: executing <14>[ 25.879514] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.885317] 0m IGT-Version: 1.27.1-g621c2d3<14>[ 25.899306] [IGT] kms_vblank: executing <14>[ 25.899789] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.909073] (aarch64) (Linux: 6.1.75-cip14-<14>[ 25.919732] [IGT] kms_vblank: executing rt8 aarch64) Op<14>[ 25.920166] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.926353] ened device: /de<14>[ 25.941409] [IGT] kms_vblank: executing v/dri/card0 No KMS driver or no<14>[ 25.947264] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.953654] outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: <14>[ 25.975650] [IGT] kms_vblank: executing <14>[ 25.976435] [IGT] kms_vblank: exiting, ret=77 <8>[ 25.981520] /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-forked: SKIP (0.000s<14>[ 26.001730] [IGT] kms_vblank: executing ) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-query-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-wait-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-ts-continuation-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-ts-continuation-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-ts-continuation-dpms-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-ts-continuation-dpms-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-ts-continuation-suspen<14>[ 26.340049] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.345895] d: SKIP (0.000s) IGT-Versio<14>[ 26.355849] [IGT] kms_vblank: executing <14>[ 26.356339] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.362523] n: 1.27.1-g621c2d3 (aarch64) (Li<14>[ 26.376069] [IGT] kms_vblank: executing <14>[ 26.376544] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.384545] nux: 6.1.75-cip1<14>[ 26.396646] [IGT] kms_vblank: executing <14>[ 26.397165] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.406634] 4-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0<14>[ 26.418207] [IGT] kms_vblank: executing <14>[ 26.418747] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.428281] Subtest pipe-C-ts-continua<14>[ 26.439761] [IGT] kms_vblank: executing <14>[ 26.440292] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.449927] tion-modeset: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-C-ts-continuation-<14>[ 26.474284] [IGT] kms_vblank: executing <14>[ 26.475149] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.480943] modeset-hang: SKIP (0.000s) IGT-Version: 1.<14>[ 26.494776] [IGT] kms_vblank: executing <14>[ 26.495288] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.504673] 27.1-g621c2d3 (aarch64) (Linux: <14>[ 26.515879] [IGT] kms_vblank: executing <14>[ 26.516431] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.522972] 6.1.75-cip14-rt8 aarch64) Opene<14>[ 26.534998] [IGT] kms_vblank: executing d device: /dev/d<14>[ 26.535501] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.541590] ri/card0 No KMS driver or no ou<14>[ 26.555912] [IGT] kms_vblank: executing <14>[ 26.556397] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.565368] tputs, pipes: 8, outputs: 0 [1<14>[ 26.575856] [IGT] kms_vblank: executing <14>[ 26.576339] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.585762] mSubtest pipe-C-ts-continuation-<14>[ 26.596201] [IGT] kms_vblank: executing <14>[ 26.596619] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.602903] modeset-rpm: SKIP (0.000s) IGT-Version: 1.2<14>[ 26.614841] [IGT] kms_vblank: executing <14>[ 26.615316] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.624319] 7.1-g621c2d3 (aarch64) (Linux: 6<14>[ 26.635744] [IGT] kms_vblank: executing <14>[ 26.636222] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.645473] .1.75-cip14-rt8 aarch64) Opened device: /dev/dr<14>[ 26.655890] [IGT] kms_vblank: executing <14>[ 26.656364] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.662548] i/card0 No KMS driver or no out<14>[ 26.675956] [IGT] kms_vblank: executing <14>[ 26.676422] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.682907] puts, pipes: 8, outputs: 0 Subtest pipe-D-accuracy-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: <14>[ 26.705383] [IGT] kms_vblank: executing 6.1.75-cip14-rt8 aarch64) Opened device: /dev/d<14>[ 26.710806] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.715468] ri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-query-idle: SKIP (0.000s) IGT-Version: 1.27<14>[ 26.735804] [IGT] kms_vblank: executing .1-g621c2d3 (aar<14>[ 26.736616] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.741905] ch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, o<14>[ 26.762500] [IGT] kms_vblank: executing <14>[ 26.763283] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.768608] utputs: 0 Subtest pipe-D-qu<14>[ 26.783277] [IGT] kms_vblank: executing <14>[ 26.783752] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.791041] ery-idle-hang: SKIP (0.000s)<14>[ 26.803441] [IGT] kms_vblank: executing <14>[ 26.803934] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.813120] IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-query-forked: SKIP (0.000s) IGT-Version: 1<14>[ 26.837648] [IGT] kms_vblank: executing <14>[ 26.838545] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.848426] .27.1-g621c2d3 (<14>[ 26.860620] [IGT] kms_vblank: executing <14>[ 26.861089] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.866334] aarch64) (Linux: 6.1.75-cip14-rt<14>[ 26.879935] [IGT] kms_vblank: executing <14>[ 26.880423] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.886946] 8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D<14>[ 26.909267] [IGT] kms_vblank: executing -query-forked-hang: SKIP (0.000s) IGT-Versi<14>[ 26.914511] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.919183] on: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pip<14>[ 26.941512] [IGT] kms_vblank: executing es: 8, outputs: 0 Subtest pipe-D-query-busy<14>[ 26.947537] [IGT] kms_vblank: exiting, ret=77 : SKIP (0.000s)<8>[ 26.952472] [0m IGT-Version: 1.27.1-g621c2d3 (aarch64) (Lin<14>[ 26.966156] [IGT] kms_vblank: executing <14>[ 26.966652] [IGT] kms_vblank: exiting, ret=77 <8>[ 26.970975] ux: 6.1.75-cip14-rt8 aarch64) O<14>[ 26.988145] [IGT] kms_vblank: executing pened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-query-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-query-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-wait-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-dpms-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-dpms-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-modeset: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-modeset-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarc<14>[ 27.326475] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.332853] h64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-D-ts-continuation-modeset-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64<14>[ 27.355227] [IGT] kms_vblank: executing <14>[ 27.355998] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.361080] ) (Linux: 6.1.75-cip14-rt8 aarch<14>[ 27.375269] [IGT] kms_vblank: executing <14>[ 27.375741] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.381930] 64) Opened device: /dev/dri/card0 No KMS drive<14>[ 27.394873] [IGT] kms_vblank: executing <14>[ 27.395422] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.402425] r or no outputs, pipes: 8, outpu<14>[ 27.415519] [IGT] kms_vblank: executing <14>[ 27.416080] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.420688] ts: 0 Subtest pipe-E-accuracy-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarc<14>[ 27.443850] [IGT] kms_vblank: executing h64) Opened dev<14>[ 27.444691] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.450203] ice: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-query-idle: SKIP (0.0<14>[ 27.470244] [IGT] kms_vblank: executing <14>[ 27.471021] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.476366] 00s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened devic<14>[ 27.496811] [IGT] kms_vblank: executing e: /dev/dri/card0 No KMS driver<14>[ 27.503325] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.508332] or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-query-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no output<14>[ 27.536057] [IGT] kms_vblank: executing <14>[ 27.536908] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.543119] s, pipes: 8, outputs: 0 Sub<14>[ 27.555715] [IGT] kms_vblank: executing <14>[ 27.556281] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.566212] test pipe-E-query-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.<14>[ 27.578446] [IGT] kms_vblank: executing <14>[ 27.579010] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.585826] 75-cip14-rt8 aarch64) Opened de<14>[ 27.599440] [IGT] kms_vblank: executing <14>[ 27.600002] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.606792] vice: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-query-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux:<14>[ 27.632945] [IGT] kms_vblank: executing 6.1.75-cip14-rt8 aarch64) Opened device: /dev/<14>[ 27.638414] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.643825] dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-query-busy: SKIP (0.000s) IGT-Version: 1.2<14>[ 27.664679] [IGT] kms_vblank: executing <14>[ 27.665442] [IGT] kms_vblank: exiting, ret=77 7.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dr<8>[ 27.679853] i/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 <14>[ 27.700569] [IGT] kms_vblank: executing <14>[ 27.701367] [IGT] kms_vblank: exiting, ret=77 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no <8>[ 27.716047] outputs, pipes: 8, outputs: 0 Subtest pipe-<14>[ 27.728741] [IGT] kms_vblank: executing <14>[ 27.729321] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.734641] E-query-forked-busy: SKIP (0.000<14>[ 27.747840] [IGT] kms_vblank: executing <14>[ 27.748418] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.755569] s) IGT-Version: 1.27.1-g621<14>[ 27.768264] [IGT] kms_vblank: executing <14>[ 27.768801] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.775652] c2d3 (aarch64) (Linux: 6.1.75-ci<14>[ 27.788069] [IGT] kms_vblank: executing <14>[ 27.788634] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.795742] p14-rt8 aarch64)<14>[ 27.808286] [IGT] kms_vblank: executing <14>[ 27.808827] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.815594] Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-query-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (<14>[ 27.838613] [IGT] kms_vblank: executing <14>[ 27.839493] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.845055] aarch64) (Linux:<14>[ 27.860373] [IGT] kms_vblank: executing <14>[ 27.860875] [IGT] kms_vblank: exiting, ret=77 6.1.75-cip14-rt8 aarch64) Opened device: /dev/<8>[ 27.870658] dri/card0 No KMS driver or no o<14>[ 27.883429] [IGT] kms_vblank: executing <14>[ 27.883970] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.890603] utputs, pipes: 8, outputs: 0 [<14>[ 27.903653] [IGT] kms_vblank: executing <14>[ 27.904165] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.910484] 1mSubtest pipe-E<14>[ 27.924323] [IGT] kms_vblank: executing <14>[ 27.924795] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.930241] -wait-idle: SKIP (0.000s) I<14>[ 27.943529] [IGT] kms_vblank: executing <14>[ 27.944011] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.948208] GT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outp<14>[ 27.971006] [IGT] kms_vblank: executing <14>[ 27.971877] [IGT] kms_vblank: exiting, ret=77 <8>[ 27.977190] uts, pipes: 8, outputs: 0 Subtest pipe-E-wait-idle-hang: SKIP (0.000s) IGT-Version: 1.<14>[ 27.996246] [IGT] kms_vblank: executing 27.1-g621c2d3 (a<14>[ 27.997118] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.002493] arch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8,<14>[ 28.022315] [IGT] kms_vblank: executing <14>[ 28.023091] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.028076] outputs: 0 Subtest pipe-E-wait-forked: SKIP (0.000s) IGT-Version: 1.2<14>[ 28.048890] [IGT] kms_vblank: executing 7.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 <14>[ 28.054298] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.059426] aarch64) Opened device: /dev/dri/card0 No KMS <14>[ 28.070995] [IGT] kms_vblank: executing <14>[ 28.071475] [IGT] kms_vblank: exiting, ret=77 driver or no out<8>[ 28.078568] puts, pipes: 8, <14>[ 28.092955] [IGT] kms_vblank: executing outputs: 0 Subtest pipe-E-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-wait-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-wait-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-wait-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-wait-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-dpms-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-dpms-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-modeset: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-modeset-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-E-ts-continuation-modeset-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-accuracy-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-query-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-query-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-query-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-query-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, out<14>[ 28.430803] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.437524] puts: 0 Subtest pipe-F-query-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS drive<14>[ 28.459469] [IGT] kms_vblank: executing <14>[ 28.460286] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.465830] r or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarc<14>[ 28.486236] [IGT] kms_vblank: executing <14>[ 28.487078] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.492766] h64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, ou<14>[ 28.515215] [IGT] kms_vblank: executing tputs: 0 Su<14>[ 28.516087] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.521556] btest pipe-F-query-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 <14>[ 28.541330] [IGT] kms_vblank: executing (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Ope<14>[ 28.547013] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.551729] ned device: /dev/dri/card0 No K<14>[ 28.563871] [IGT] kms_vblank: executing <14>[ 28.564425] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.569784] MS driver or no outputs, pipes: 8, outputs: 0 <14>[ 28.582337] [IGT] kms_vblank: executing <14>[ 28.582880] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.589199] [1mSubtest pipe-F-query-forked-b<14>[ 28.603406] [IGT] kms_vblank: executing <14>[ 28.603917] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.610940] usy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Sub<14>[ 28.636777] [IGT] kms_vblank: executing <14>[ 28.637721] [IGT] kms_vblank: exiting, ret=77 test pipe-F-wait-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64)<8>[ 28.653203] (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-wait-idle-hang: SKIP (0.000s) IGT-<14>[ 28.675902] [IGT] kms_vblank: executing <14>[ 28.676786] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.682269] Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs<14>[ 28.702592] [IGT] kms_vblank: executing <14>[ 28.703359] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.708643] , pipes: 8, outputs: 0 Subtest pipe-F-wait-forked: SKIP (0.000s) IGT-V<14>[ 28.729336] [IGT] kms_vblank: executing ersion: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75<14>[ 28.734946] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.741527] -cip14-rt8 aarch64) Opened devi<14>[ 28.752129] [IGT] kms_vblank: executing <14>[ 28.752664] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.759637] ce: /dev/dri/card0 No KMS drive<14>[ 28.772027] [IGT] kms_vblank: executing <14>[ 28.772553] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.779515] r or no outputs,<14>[ 28.792307] [IGT] kms_vblank: executing <14>[ 28.792814] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.799603] pipes: 8, outputs: 0 Subtest pipe-F-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri<14>[ 28.825003] [IGT] kms_vblank: executing /card0 No KMS driver or no outp<14>[ 28.831210] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.837010] uts, pipes: 8, outputs: 0 S<14>[ 28.847926] [IGT] kms_vblank: executing <14>[ 28.848419] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.853437] ubtest pipe-F-wait-busy: SKIP (0<14>[ 28.867340] [IGT] kms_vblank: executing <14>[ 28.867867] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.872995] .000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/ca<14>[ 28.895438] [IGT] kms_vblank: executing <14>[ 28.896240] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.901662] rd0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-wait-busy-hang: SKIP (0.000s) IGT-Version: 1.27.<14>[ 28.921914] [IGT] kms_vblank: executing <14>[ 28.922701] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.927638] 1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-wait-forked-busy: S<14>[ 28.956185] [IGT] kms_vblank: executing <14>[ 28.956987] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.962640] KIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (<14>[ 28.974744] [IGT] kms_vblank: executing <14>[ 28.975191] [IGT] kms_vblank: exiting, ret=77 <8>[ 28.979515] aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-wait-forked-busy-hang: SKIP (0.<14>[ 29.006739] [IGT] kms_vblank: executing <14>[ 29.007527] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.013405] 000s) IGT-Version: 1.27.1-g<14>[ 29.027418] [IGT] kms_vblank: executing <14>[ 29.027901] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.037249] 621c2d3 (aarch64) (Linux: 6.1.75<14>[ 29.047614] [IGT] kms_vblank: executing <14>[ 29.048084] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.057930] -cip14-rt8 aarch64) Opened device: /dev/dri/car<14>[ 29.068335] [IGT] kms_vblank: executing <14>[ 29.068776] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.074228] d0 No KMS driver or no outputs,<14>[ 29.087168] [IGT] kms_vblank: executing <14>[ 29.087658] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.094278] pipes: 8, outputs: 0 Subtest pipe-F-ts-continuation-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: <14>[ 29.121742] [IGT] kms_vblank: executing <14>[ 29.122611] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.128291] 8, outputs: 0 Subtest pipe-<14>[ 29.143664] [IGT] kms_vblank: executing <14>[ 29.144155] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.153715] F-ts-continuation-idle-hang: SKIP (0.000s) <14>[ 29.163734] [IGT] kms_vblank: executing IGT-Version: 1.2<14>[ 29.164210] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.170463] 7.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-t<14>[ 29.196241] [IGT] kms_vblank: executing <14>[ 29.197064] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.202394] s-continuation-dpms-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch6<14>[ 29.220948] [IGT] kms_vblank: executing 4) (Linux: 6.1.75-cip14-rt8 aarch64) Opened dev<14>[ 29.226493] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.231031] ice: /dev/dri/card0 No KMS driv<14>[ 29.243119] [IGT] kms_vblank: executing <14>[ 29.243594] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.247775] er or no outputs, pipes: 8, outputs: 0 Subt<14>[ 29.262151] [IGT] kms_vblank: executing est pipe-F-ts-continuation-dpms-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-ts-continuation-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-ts-continuation-modeset: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-ts-continuation-modeset-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-F-ts-continuation-modeset-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-accuracy-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-query-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-wait-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-wait-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-wait-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, output<14>[ 29.600033] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.606601] s: 0 Subtest pipe-G-wait-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or<14>[ 29.628512] [IGT] kms_vblank: executing <14>[ 29.629290] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.634477] no outputs, pipes: 8, outputs: 0 Subtest pipe-G-wait-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) <14>[ 29.656228] [IGT] kms_vblank: executing <14>[ 29.657074] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.662954] (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver <14>[ 29.681436] [IGT] kms_vblank: executing or no outputs, pipes: 8, outputs: 0 Subtest<14>[ 29.687467] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.692334] pipe-G-wait-forked-busy: SKIP (<14>[ 29.704933] [IGT] kms_vblank: executing 0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch<14>[ 29.705552] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.716871] 64) (Linux: 6.1.<14>[ 29.729213] [IGT] kms_vblank: executing 75-cip14-rt8 aarch64) Opened device: /dev/dri/c<14>[ 29.734348] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.740904] ard0 No KMS driver or no output<14>[ 29.753049] [IGT] kms_vblank: executing s, pipes: 8, outputs: 0 Subtest pipe-G-wait<14>[ 29.758752] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.766663] -forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2<14>[ 29.778683] [IGT] kms_vblank: executing d3 (aarch64) (Li<14>[ 29.779235] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.786019] nux: 6.1.75-cip1<14>[ 29.801048] [IGT] kms_vblank: executing 4-rt8 aarch64) Opened device: /dev/dri/card0 N<14>[ 29.806628] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.814825] o KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-ts-continua<14>[ 29.826038] [IGT] kms_vblank: executing <14>[ 29.826572] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.833289] tion-idle: SKIP <14>[ 29.848977] [IGT] kms_vblank: executing (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarc<14>[ 29.849537] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.862611] h64) (Linux: 6.1<14>[ 29.873416] [IGT] kms_vblank: executing .75-cip14-rt8 aarch64) Opened device: /dev/dri/<14>[ 29.878300] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.884876] card0 No KMS driver or no outputs, pipes: 8, ou<14>[ 29.895729] [IGT] kms_vblank: executing <14>[ 29.896193] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.902913] tputs: 0 Subtest pipe-G-ts-continuation-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outpu<14>[ 29.929707] [IGT] kms_vblank: executing <14>[ 29.930483] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.935780] ts: 0 Subtest pipe-G-ts-continuation-dpms-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip<14>[ 29.958154] [IGT] kms_vblank: executing <14>[ 29.958998] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.964546] 14-rt8 aarch64) Opened device: /dev/dri/card0 <14>[ 29.978928] [IGT] kms_vblank: executing <14>[ 29.979371] [IGT] kms_vblank: exiting, ret=77 <8>[ 29.983911] No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-ts-continuation-dpms-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (L<14>[ 30.010371] [IGT] kms_vblank: executing <14>[ 30.011118] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.016465] inux: 6.1.75-cip14-rt8 aarch64) Opened device: <14>[ 30.030273] [IGT] kms_vblank: executing <14>[ 30.030720] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.035311] /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-ts-continuation-suspend: SKIP (0.000s)<14>[ 30.060893] [IGT] kms_vblank: executing IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux:<14>[ 30.066515] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.072047] 6.1.75-cip14-rt8 aarch64) Open<14>[ 30.083411] [IGT] kms_vblank: executing <14>[ 30.083881] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.087875] ed device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-ts-continuation-modeset: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch<14>[ 30.116546] [IGT] kms_vblank: executing 64) (Linux: 6.1.<14>[ 30.117352] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.122636] 75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Sub<14>[ 30.144256] [IGT] kms_vblank: executing <14>[ 30.145090] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.150595] test pipe-G-ts-continuation-modeset-hang: SKIP (0.000s) IGT-Version: 1.27.1<14>[ 30.168953] [IGT] kms_vblank: executing -g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aar<14>[ 30.173957] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.179055] ch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-G-ts-continuation-modeset-rpm: SKIP (0<14>[ 30.199176] [IGT] kms_vblank: executing <14>[ 30.199979] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.205967] .000s) IGT-Version: 1.27.1-<14>[ 30.219658] [IGT] kms_vblank: executing <14>[ 30.220137] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.226320] g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarc<14>[ 30.238703] [IGT] kms_vblank: executing <14>[ 30.239141] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.244494] h64) Opened device: /dev/dri/ca<14>[ 30.259588] [IGT] kms_vblank: executing <14>[ 30.260038] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.266583] rd0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-accuracy-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Sub<14>[ 30.300960] [IGT] kms_vblank: executing test pipe-H-query-idle: SKIP (0.<14>[ 30.307221] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.312758] 000s) IGT-Version: 1.27.1-g<14>[ 30.322976] [IGT] kms_vblank: executing 621c2d3 (aarch64<14>[ 30.323421] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.332971] ) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-query-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarc<14>[ 30.357656] [IGT] kms_vblank: executing <14>[ 30.358465] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.363882] h64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS dr<14>[ 30.382937] [IGT] kms_vblank: executing <14>[ 30.383739] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.388877] iver or no outpu<14>[ 30.404462] [IGT] kms_vblank: executing <14>[ 30.404921] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.409418] ts, pipes: 8, outputs: 0 Su<14>[ 30.423744] [IGT] kms_vblank: executing <14>[ 30.424227] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.431238] btest pipe-H-query-forked: SKIP <14>[ 30.443987] [IGT] kms_vblank: executing <14>[ 30.444477] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.451663] (0.000s) IGT-Version: 1.27.<14>[ 30.464228] [IGT] kms_vblank: executing 1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-query-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-query-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-query-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-query-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-query-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-forked: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-forked-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-forked-busy: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-wait-forked-busy-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-idle: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-idle-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-dpms-rpm: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-dpms-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-suspend: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch<14>[ 30.802688] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.807317] 64) (Linux: 6.1.75-cip14-rt8 aar<14>[ 30.819609] [IGT] kms_vblank: executing <14>[ 30.820051] [IGT] kms_vblank: exiting, ret=77 <8>[ 30.824215] <8>[ 30.826499] ch64) Opened device: /dev/dri/c<8>[ 30.844216] ard0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-modeset: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-modeset-hang: SKIP (0.000s) IGT-Version: 1.27.1-g621c2d3 (aarch64) (Linux: 6.1.75-cip14-rt8 aarch64) Opened device: /dev/dri/card0 No KMS driver or no outputs, pipes: 8, outputs: 0 Subtest pipe-H-ts-continuation-modeset-rpm: SKIP (0.000s) + set +x / #