[Enter `^Ec?' for help] F0: 102B 0000 F3: 1001 0000 [0200] F3: 1001 0000 F7: 102D 0000 F1: 0000 0000 V0: 0000 0000 [0001] 00: 0007 8000 01: 0000 0000 BP: 0C00 0209 [0000] G0: 1182 0000 EC: 0000 0021 [4000] S7: 0000 0000 [0000] CC: 0000 0000 [0001] T0: 0000 0040 [010F] Jump to BL coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 bootblock starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception Backing address range [0x00000000:0x1000000000000) with new page table @0x0010d000 Mapping address range [0x00000000:0x200000000) as cacheable | read-write | secure | device Backing address range [0x00000000:0x8000000000) with new page table @0x0010e000 Mapping address range [0x00100000:0x00120000) as cacheable | read-write | secure | normal Backing address range [0x00000000:0x40000000) with new page table @0x0010f000 Backing address range [0x00000000:0x00200000) with new page table @0x00110000 Mapping address range [0x00200000:0x00300000) as cacheable | read-write | secure | normal Backing address range [0x00200000:0x00400000) with new page table @0x00111000 Mapping address range [0x00114000:0x00115000) as non-cacheable | read-write | secure | normal WDT: Last reset was cold boot SPI1(PAD0) initialized at 2873684 Hz SPI5(PAD0) initialized at 992727 Hz VBOOT: Loading verstage. SF: Detected 00 0000 with sector size 0x1000, total 0x800000 FMAP: Found "FLASH" version 1.1 at 0x20000. FMAP: base = 0x0 size = 0x800000 #areas = 25 FMAP: area COREBOOT found @ 21000 (4014080 bytes) CBFS: mcache @0x00107c00 built for 77 files, used 0x1104 of 0x1800 bytes CBFS: Found 'fallback/verstage' @0x75500 size 0xa1eb in mcache @0x00108150 read SPI 0x96554 0xa1eb: 4591 us, 9028 KB/s, 72.224 Mbps coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 verstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception FMAP: area RW_NVRAM found @ 57b000 (8192 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 Probing TPM: . done! TPM ready after 0 ms Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593bf581c Initialized TPM device CR50 revision 0 tlcl_send_startup: Startup return code is 0 TPM: setup succeeded src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1007 return code 0 src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1008 return code 0 VB2:secdata_kernel_check_v1() secdata_kernel: incomplete data (missing 27 bytes) src/security/tpm/tss/tcg-2.0/tss.c:231 index 0x1008 return code 0 out: cmd=0xd: 03 f0 0d 00 00 00 00 00 in-header: 03 07 00 00 08 00 00 00 in-data: aa e4 47 04 13 02 00 00 Chrome EC: UHEPI supported out: cmd=0xa4: 03 4c a4 00 00 00 0c 00 00 01 00 00 00 00 00 00 00 00 00 00 in-header: 03 a9 00 00 08 00 00 00 in-data: 84 60 60 08 00 00 00 00 Phase 1 FMAP: area GBB found @ 3f5000 (12032 bytes) VB2:vb2_check_recovery() Recovery reason from previous boot: 0x1b / 0x7 VB2:vb2_check_recovery() Recovery was requested manually VB2:vb2_check_recovery() We have a recovery request: 0x2 / 0x7 Recovery requested (1009000e) TPM: Extending digest for VBOOT: boot mode into PCR 0 tlcl_extend: response is 0 TPM: Extending digest for VBOOT: GBB HWID into PCR 1 tlcl_extend: response is 0 CBFS: Found 'fallback/romstage' @0x80 size 0x2173b in mcache @0x00107c2c read SPI 0x210d4 0x2173b: 15137 us, 9051 KB/s, 72.408 Mbps BS: bootblock times (exec / console): total (unknown) / 148 ms coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 romstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception pmic_efuse_setting: Set efuses in 11 msecs pmwrap_interface_init: Select PMIF_VLD_RDY [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M00: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M01: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M02: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M03: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M04: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M05: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M06: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M07: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M08: 0xc9c [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M09: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M10: 0x1c070c9a [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M11: 0xc9c [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M12: 0xc9c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M01 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M02 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M03 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M04 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M05 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M06 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M07 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M08 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M09 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M10 FPM SWITCH: 0x1c070c8a [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M11 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_fpm_switch,186: M12 FPM SWITCH: 0xc8c [SRCLKEN_RC]__rc_ctrl_bblpm_switch,193: M02 BBLPM SWITCH: 0x1c070caa [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M00: 0x1c070c92 [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M02: 0x1c070ca2 [SRCLKEN_RC]__rc_ctrl_mode_switch,177: M07: 0x1c070c82 [SRCLKEN_RC]rc_dump_reg_info,132: SRCLKEN_RC_CFG:0x10 [SRCLKEN_RC]rc_dump_reg_info,133: RC_CENTRAL_CFG1:0x401425 [SRCLKEN_RC]rc_dump_reg_info,134: RC_CENTRAL_CFG2:0x1010 [SRCLKEN_RC]rc_dump_reg_info,135: RC_CENTRAL_CFG3:0x400f [SRCLKEN_RC]rc_dump_reg_info,136: RC_CENTRAL_CFG4:0x20000 [SRCLKEN_RC]rc_dump_reg_info,137: RC_DCXO_FPM_CFG:0x8 [SRCLKEN_RC]rc_dump_reg_info,138: SUBSYS_INTF_CFG:0x1041efb [SRCLKEN_RC]rc_dump_reg_info,139: RC_SPI_STA_0:0x40010698 [SRCLKEN_RC]rc_dump_reg_info,140: RC_PI_PO_STA:0xd15c3 [SRCLKEN_RC]rc_dump_reg_info,144: M00: 0x1c070c92 [SRCLKEN_RC]rc_dump_reg_info,144: M01: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M02: 0x1c070ca2 [SRCLKEN_RC]rc_dump_reg_info,144: M03: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M04: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M05: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M06: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M07: 0x1c070c82 [SRCLKEN_RC]rc_dump_reg_info,144: M08: 0xc8c [SRCLKEN_RC]rc_dump_reg_info,144: M09: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M10: 0x1c070c8a [SRCLKEN_RC]rc_dump_reg_info,144: M11: 0xc8c [SRCLKEN_RC]rc_dump_reg_info,144: M12: 0xc8c [CLKBUF]dump_clkbuf_log,60: DCXO_CW00/09/12/13/15/19=0x6b6d 0x5bf0 0x8100 0x4c 0xf0f 0x9248 [CLKBUF]dump_clkbuf_log,71: spi_con1/ldo_rf_op/ldo_bb_op/ldo_rf_en/ldo_bb_en=0x1 0x1 0x1 0x1 0x1 [CLKBUF]dump_clkbuf_log,74: clk buf vrfck_hv_en=0x0 [CLKBUF]dump_clkbuf_log,60: DCXO_CW00/09/12/13/15/19=0x4005 0x1f0 0x8100 0x4c 0xf0f 0x9248 [CLKBUF]dump_clkbuf_log,71: spi_con1/ldo_rf_op/ldo_bb_op/ldo_rf_en/ldo_bb_en=0x1 0x1 0x1 0x0 0x0 [CLKBUF]dump_clkbuf_log,74: clk buf vrfck_hv_en=0x0 [RTC]rtc_boot,324: PMIC_RG_SCK_TOP_CON0,0x50c:0x1 [RTC]rtc_boot,327: PMIC_RG_SCK_TOP_CON0,0x50c:0x1 [RTC]rtc_enable_dcxo,68: con=0x486, osc32con=0xde71, sec=0x15 [RTC]rtc_check_state,173: con=486, pwrkey1=a357, pwrkey2=67d2 [RTC]rtc_osc_init,62: osc32con val = 0xde71 [RTC]rtc_eosc_cali,20: PMIC_RG_FQMTR_CKSEL=0x4a [RTC]rtc_get_frequency_meter,154: input=15, output=761 [RTC]rtc_get_frequency_meter,154: input=23, output=942 [RTC]rtc_get_frequency_meter,154: input=19, output=851 [RTC]rtc_get_frequency_meter,154: input=17, output=805 [RTC]rtc_get_frequency_meter,154: input=16, output=783 [RTC]rtc_get_frequency_meter,154: input=16, output=782 [RTC]rtc_get_frequency_meter,154: input=17, output=804 [RTC]rtc_eosc_cali,47: left: 16, middle: 16, right: 17 [RTC]rtc_osc_init,66: EOSC32 cali val = 0xde70 [RTC]rtc_boot_common,202: RTC_STATE_REBOOT [RTC]rtc_boot_common,220: irqsta=0, bbpu=81, con=486 [RTC]rtc_bbpu_power_on,298: rtc_write_trigger=1 [RTC]rtc_bbpu_power_on,300: done BBPU=0x81 ADC[4]: Raw value=905465 ID=7 ADC[3]: Raw value=213441 ID=1 RAM Code: 0x71 FMAP: area COREBOOT found @ 21000 (4014080 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 CBFS: Found 'sdram-lpddr4x-DISCRETE-2RANK-8GB-BYTE-MODE' @0x75280 size 0x8 in mcache @0x00108014 DRAM-K: ddr_type: DSC, config_dvfs: 1, ddr_geometry: 2CH_2RK_8GB_4_4_BYTE out: cmd=0xd: 03 f0 0d 00 00 00 00 00 in-header: 03 07 00 00 08 00 00 00 in-data: aa e4 47 04 13 02 00 00 Chrome EC: UHEPI supported out: cmd=0xa4: 03 4c a4 00 00 00 0c 00 00 01 00 00 00 00 00 00 00 00 00 00 in-header: 03 a9 00 00 08 00 00 00 in-data: 84 60 60 08 00 00 00 00 MRC: failed to locate region type 0. DRAM-K: Invalid data in flash (size: 0xffffffffffffffff, expected: 0xcf0) DRAM-K: Running full calibration DRAM-K: ddr_type: DSC, config_dvfs: 1, ddr_geometry: 2CH_2RK_8GB_4_4_BYTE header.status = 0x0 header.version = 0x6 (expected: 0x6) header.size = 0xd00 (expected: 0xd00) header.flags = 0x0 CBFS: Found 'fallback/dram' @0x51540 size 0x1c583 in mcache @0x00107e40 read SPI 0x72590 0x1c583: 12498 us, 9289 KB/s, 74.312 Mbps dram_init: MediaTek DRAM firmware version: 1.6.3, accepting param version 6 dram_init: ddr_geometry: 2 [EMI] MDL number = 2 [EMI] Get MDL freq = 0 dram_init: ddr_type: 0 is_discrete_lpddr4: 1 [Set_DRAM_Pinmux_Sel] DRAMPinmux = 0 [Bian_co] ETT version 0.0.0.1 dram_type 6, R0 cbt_mode 1, R1 cbt_mode 1 VENDOR=6 dramc_set_vcore_voltage set vcore to 650000 Read voltage for 800, 4 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 dram_init: config_dvfs: 1 [FAST_K] DramcSave_Time_For_Cal_Init SHU6, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 [SwImpedanceCal] DRVP=10, DRVN=16, ODTN=9 freq_region=0, Reg: DRVP=10, DRVN=16, ODTN=9 [SwImpedanceCal] DRVP=16, DRVN=24, ODTN=9 freq_region=1, Reg: DRVP=16, DRVN=24, ODTN=9 MEM_TYPE=3, freq_sel=18 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1600 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 800 CA_MCKIO = 800 MCKIO_SEMI = 0 PLL_FREQ = 3068 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1600,PCW = 0X7600 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1600-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 40 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 13 dramType 5, freq 800, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=1600, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (2,1) DQS_OE = (1,6) [EMI DOE] emi_dcm 0 [UpdateDFSTbltoDDR3200] Get Highest Freq is 1600 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (4~64) winsize 61 [CA 4] Center 32 (2~63) winsize 62 [CA 5] Center 32 (2~62) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 32 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 4 PI (28 cell) CA1 delay=36 (6~67),Diff = 4 PI (28 cell) CA2 delay=34 (4~65),Diff = 2 PI (14 cell) CA3 delay=34 (4~64),Diff = 2 PI (14 cell) CA4 delay=32 (2~63),Diff = 0 PI (0 cell) CA5 delay=32 (2~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 5 (0~36) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (3~65) winsize 63 [CA 4] Center 32 (2~63) winsize 62 [CA 5] Center 32 (2~63) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 4 PI (28 cell) CA1 delay=36 (6~67),Diff = 4 PI (28 cell) CA2 delay=34 (4~65),Diff = 2 PI (14 cell) CA3 delay=34 (4~64),Diff = 2 PI (14 cell) CA4 delay=32 (2~63),Diff = 0 PI (0 cell) CA5 delay=32 (2~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 5 (0~37) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 32 => 32 Write leveling (Byte 1): 31 => 31 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (1 1) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (1 1) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 1) (1 1) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 2323 3030 | 0 0 | (0 0) (0 0) 0 9 12 | B1->B0 | 3232 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 3434 3333 | 1 0 | (1 1) (0 1) 0 10 8 | B1->B0 | 3030 2626 | 0 0 | (0 1) (1 1) 0 10 12 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 2f2f 3e3e | 0 0 | (1 1) (0 0) 0 11 12 | B1->B0 | 4141 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 4) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 8) best DQS0 dly(MCK, UI, PI) = (0, 14, 4) best DQS1 dly(MCK, UI, PI) = (0, 14, 8) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 4) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 8) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=206, Bit 0, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 1, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 2, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 3, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 4, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 5, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 6, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 7, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 8, Center 69 (-34 ~ 173) 208 iDelay=206, Bit 9, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 10, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 11, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 12, Center 77 (-34 ~ 189) 224 iDelay=206, Bit 13, Center 85 (-34 ~ 205) 240 iDelay=206, Bit 14, Center 93 (-18 ~ 205) 224 iDelay=206, Bit 15, Center 85 (-34 ~ 205) 240 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 88, DQM1 = 80 DQ Delay: DQ0 =85, DQ1 =93, DQ2 =85, DQ3 =85 DQ4 =93, DQ5 =77, DQ6 =93, DQ7 =93 DQ8 =69, DQ9 =77, DQ10 =77, DQ11 =77 DQ12 =77, DQ13 =85, DQ14 =93, DQ15 =85 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =583 (2 ,1, 39) DQ OEN =(1 ,6) Update DQM dly =583 (2 ,1, 39) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 9, minWin=27, winSum=449 TX Vref=24, minBit 8, minWin=27, winSum=451 TX Vref=26, minBit 8, minWin=27, winSum=453 TX Vref=28, minBit 0, minWin=28, winSum=458 TX Vref=30, minBit 5, minWin=28, winSum=459 TX Vref=32, minBit 5, minWin=28, winSum=456 [TxChooseVref] Worse bit 5, Min win 28, Win sum 459, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =583 (2 ,1, 39) DQ OEN =(1 ,6) Update DQM dly =583 (2 ,1, 39) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH0 RK0 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -79 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Set Vref, RX VrefLevel [Byte0]: 76 [Byte1]: 76 Set Vref, RX VrefLevel [Byte0]: 77 [Byte1]: 77 Set Vref, RX VrefLevel [Byte0]: 78 [Byte1]: 78 Final RX Vref Byte 0 = 59 to rank0 Final RX Vref Byte 1 = 63 to rank0 Final RX Vref Byte 0 = 59 to rank1 Final RX Vref Byte 1 = 63 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 92, DQM1 = 85 DQ Delay: DQ0 =92, DQ1 =96, DQ2 =88, DQ3 =88 DQ4 =96, DQ5 =80, DQ6 =100, DQ7 =100 DQ8 =76, DQ9 =76, DQ10 =84, DQ11 =80 DQ12 =92, DQ13 =92, DQ14 =92, DQ15 =92 [DQSOSCAuto] RK0, (LSB)MR18= 0x5146, (MSB)MR19= 0x606, tDQSOscB0 = 392 ps tDQSOscB1 = 389 ps CH0 RK0: MR19=606, MR18=5146 CH0_RK0: MR19=0x606, MR18=0x5146, DQSOSC=389, MR23=63, INC=97, DEC=65 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 1) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 2f2f 302f | 1 1 | (1 1) (0 0) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 3434 3434 | 0 1 | (0 1) (1 0) 0 10 8 | B1->B0 | 2525 2525 | 0 0 | (0 0) (1 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2929 2323 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4141 4242 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 8) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 8) best DQS0 dly(MCK, UI, PI) = (0, 14, 8) best DQS1 dly(MCK, UI, PI) = (0, 14, 8) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 8) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 8) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=222, Bit 0, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 1, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 2, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 3, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 4, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 5, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 6, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 7, Center 101 (-18 ~ 221) 240 iDelay=222, Bit 8, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 9, Center 69 (-34 ~ 173) 208 iDelay=222, Bit 10, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 11, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 12, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 13, Center 85 (-34 ~ 205) 240 iDelay=222, Bit 14, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 15, Center 85 (-18 ~ 189) 208 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 91, DQM1 = 81 DQ Delay: DQ0 =93, DQ1 =93, DQ2 =85, DQ3 =85 DQ4 =93, DQ5 =85, DQ6 =93, DQ7 =101 DQ8 =77, DQ9 =69, DQ10 =77, DQ11 =77 DQ12 =85, DQ13 =85, DQ14 =93, DQ15 =85 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =584 (2 ,1, 40) DQ OEN =(1 ,6) Update DQM dly =584 (2 ,1, 40) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 8, minWin=27, winSum=446 TX Vref=24, minBit 10, minWin=27, winSum=451 TX Vref=26, minBit 4, minWin=28, winSum=456 TX Vref=28, minBit 12, minWin=27, winSum=458 TX Vref=30, minBit 2, minWin=28, winSum=456 TX Vref=32, minBit 1, minWin=28, winSum=453 [TxChooseVref] Worse bit 4, Min win 28, Win sum 456, Final Vref 26 Final TX Range 1 Vref 26 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =584 (2 ,1, 40) DQ OEN =(1 ,6) Update DQM dly =584 (2 ,1, 40) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH0 RK1 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -79 -> 252, step: 8 iDelay=209, Bit 0, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 1, Center 96 (-7 ~ 200) 208 iDelay=209, Bit 2, Center 88 (-23 ~ 200) 224 iDelay=209, Bit 3, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 4, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 5, Center 84 (-23 ~ 192) 216 iDelay=209, Bit 6, Center 100 (-7 ~ 208) 216 iDelay=209, Bit 7, Center 100 (-7 ~ 208) 216 iDelay=209, Bit 8, Center 76 (-31 ~ 184) 216 iDelay=209, Bit 9, Center 72 (-31 ~ 176) 208 iDelay=209, Bit 10, Center 88 (-15 ~ 192) 208 iDelay=209, Bit 11, Center 76 (-31 ~ 184) 216 iDelay=209, Bit 12, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 13, Center 88 (-15 ~ 192) 208 iDelay=209, Bit 14, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 15, Center 92 (-15 ~ 200) 216 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 93, DQM1 = 84 DQ Delay: DQ0 =92, DQ1 =96, DQ2 =88, DQ3 =92 DQ4 =92, DQ5 =84, DQ6 =100, DQ7 =100 DQ8 =76, DQ9 =72, DQ10 =88, DQ11 =76 DQ12 =92, DQ13 =88, DQ14 =92, DQ15 =92 [DQSOSCAuto] RK1, (LSB)MR18= 0x4818, (MSB)MR19= 0x606, tDQSOscB0 = 403 ps tDQSOscB1 = 391 ps CH0 RK1: MR19=606, MR18=4818 CH0_RK1: MR19=0x606, MR18=0x4818, DQSOSC=391, MR23=63, INC=96, DEC=64 [RxdqsGatingPostProcess] freq 800 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 10, RK1: 10, Final_Datlat 10 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 37 (6~68) winsize 63 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 34 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 2 PI (14 cell) CA1 delay=37 (6~68),Diff = 3 PI (21 cell) CA2 delay=35 (5~66),Diff = 1 PI (7 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=24, u1VrefScanEnd=34 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 35 (4~66) winsize 63 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~65) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 32 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 2 PI (14 cell) CA1 delay=36 (6~67),Diff = 2 PI (14 cell) CA2 delay=35 (5~66),Diff = 1 PI (7 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 6 (0~38) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 26 => 26 Write leveling (Byte 1): 26 => 26 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (1 0) (1 0) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 1) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (0 1) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2323 2727 | 0 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 3131 3434 | 0 1 | (0 0) (1 1) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3434 3434 | 1 0 | (1 0) (0 0) 0 10 4 | B1->B0 | 3030 2e2e | 1 0 | (1 0) (0 1) 0 10 8 | B1->B0 | 2626 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 2828 3434 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4444 4646 | 1 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 0) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 4) best DQS0 dly(MCK, UI, PI) = (0, 14, 4) best DQS1 dly(MCK, UI, PI) = (0, 14, 0) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 4) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 0) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=222, Bit 0, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 1, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 2, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 3, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 4, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 5, Center 109 (-2 ~ 221) 224 iDelay=222, Bit 6, Center 101 (-18 ~ 221) 240 iDelay=222, Bit 7, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 8, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 9, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 10, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 11, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 12, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 13, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 14, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 15, Center 93 (-18 ~ 205) 224 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 94, DQM1 = 89 DQ Delay: DQ0 =93, DQ1 =85, DQ2 =85, DQ3 =93 DQ4 =93, DQ5 =109, DQ6 =101, DQ7 =93 DQ8 =85, DQ9 =85, DQ10 =85, DQ11 =85 DQ12 =93, DQ13 =93, DQ14 =93, DQ15 =93 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 1, minWin=26, winSum=432 TX Vref=24, minBit 1, minWin=26, winSum=441 TX Vref=26, minBit 3, minWin=26, winSum=442 TX Vref=28, minBit 1, minWin=27, winSum=447 TX Vref=30, minBit 1, minWin=27, winSum=447 TX Vref=32, minBit 1, minWin=27, winSum=446 [TxChooseVref] Worse bit 1, Min win 27, Win sum 447, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH1 RK0 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -63 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Final RX Vref Byte 0 = 57 to rank0 Final RX Vref Byte 1 = 54 to rank0 Final RX Vref Byte 0 = 57 to rank1 Final RX Vref Byte 1 = 54 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 95, DQM1 = 89 DQ Delay: DQ0 =96, DQ1 =88, DQ2 =84, DQ3 =92 DQ4 =96, DQ5 =108, DQ6 =104, DQ7 =92 DQ8 =80, DQ9 =80, DQ10 =88, DQ11 =84 DQ12 =96, DQ13 =96, DQ14 =96, DQ15 =96 [DQSOSCAuto] RK0, (LSB)MR18= 0x324e, (MSB)MR19= 0x606, tDQSOscB0 = 390 ps tDQSOscB1 = 397 ps CH1 RK0: MR19=606, MR18=324E CH1_RK0: MR19=0x606, MR18=0x324E, DQSOSC=390, MR23=63, INC=97, DEC=64 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 29 => 29 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 0, u1RealRL 14 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(22) -3 - DQSINCTL_UI(16) = u1StartUI(6) 0 6 0 | B1->B0 | 2323 2323 | 0 0 | (1 1) (1 1) 0 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 6 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 7 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 4 | B1->B0 | 2323 2323 | 0 0 | (1 1) (0 1) 0 8 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 8 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 4 | B1->B0 | 2929 2323 | 1 0 | (0 0) (0 0) 0 9 8 | B1->B0 | 3434 3232 | 1 0 | (1 1) (0 0) 0 9 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 10 0 | B1->B0 | 3232 3434 | 1 1 | (1 1) (1 1) 0 10 4 | B1->B0 | 2626 3232 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 3636 3030 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4343 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 4 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 0 14 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 4) 0 14 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 6) best DQS0 dly(MCK, UI, PI) = (0, 14, 6) best DQS1 dly(MCK, UI, PI) = (0, 14, 4) best DQS0 P1 dly(MCK, UI, PI) = (1, 2, 6) best DQS1 P1 dly(MCK, UI, PI) = (1, 2, 4) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -130 -> 252, step: 16 iDelay=222, Bit 0, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 1, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 2, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 3, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 4, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 5, Center 109 (-2 ~ 221) 224 iDelay=222, Bit 6, Center 101 (-2 ~ 205) 208 iDelay=222, Bit 7, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 8, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 9, Center 77 (-34 ~ 189) 224 iDelay=222, Bit 10, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 11, Center 85 (-18 ~ 189) 208 iDelay=222, Bit 12, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 13, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 14, Center 93 (-18 ~ 205) 224 iDelay=222, Bit 15, Center 93 (-18 ~ 205) 224 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 91, DQM1 = 88 DQ Delay: DQ0 =93, DQ1 =85, DQ2 =77, DQ3 =85 DQ4 =85, DQ5 =109, DQ6 =101, DQ7 =93 DQ8 =77, DQ9 =77, DQ10 =93, DQ11 =85 DQ12 =93, DQ13 =93, DQ14 =93, DQ15 =93 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (2 ,1, 37) DQ OEN =(1 ,6) Update DQM dly =581 (2 ,1, 37) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 0, minWin=27, winSum=441 TX Vref=24, minBit 2, minWin=27, winSum=449 TX Vref=26, minBit 2, minWin=27, winSum=451 TX Vref=28, minBit 2, minWin=27, winSum=449 TX Vref=30, minBit 2, minWin=27, winSum=454 TX Vref=32, minBit 2, minWin=27, winSum=451 [TxChooseVref] Worse bit 2, Min win 27, Win sum 454, Final Vref 30 Final TX Range 1 Vref 30 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =581 (2 ,1, 37) DQ OEN =(1 ,6) Update DQM dly =581 (2 ,1, 37) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =580 (2 ,1, 36) DQ OEN =(1 ,6) Update DQM dly =580 (2 ,1, 36) DQM OEN =(1 ,6) [DATLAT] Freq=800, CH1 RK1 DATLAT Default: 0xa 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0x0, sum = 1 10, 0x0, sum = 2 11, 0x0, sum = 3 12, 0x0, sum = 4 best_step = 10 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -79 -> 252, step: 8 iDelay=209, Bit 0, Center 100 (1 ~ 200) 200 iDelay=209, Bit 1, Center 92 (-7 ~ 192) 200 iDelay=209, Bit 2, Center 84 (-15 ~ 184) 200 iDelay=209, Bit 3, Center 92 (-7 ~ 192) 200 iDelay=209, Bit 4, Center 92 (-7 ~ 192) 200 iDelay=209, Bit 5, Center 112 (17 ~ 208) 192 iDelay=209, Bit 6, Center 108 (9 ~ 208) 200 iDelay=209, Bit 7, Center 96 (-7 ~ 200) 208 iDelay=209, Bit 8, Center 80 (-23 ~ 184) 208 iDelay=209, Bit 9, Center 80 (-23 ~ 184) 208 iDelay=209, Bit 10, Center 92 (-15 ~ 200) 216 iDelay=209, Bit 11, Center 84 (-23 ~ 192) 216 iDelay=209, Bit 12, Center 100 (-7 ~ 208) 216 iDelay=209, Bit 13, Center 96 (-7 ~ 200) 208 iDelay=209, Bit 14, Center 96 (-7 ~ 200) 208 iDelay=209, Bit 15, Center 96 (-7 ~ 200) 208 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 97, DQM1 = 90 DQ Delay: DQ0 =100, DQ1 =92, DQ2 =84, DQ3 =92 DQ4 =92, DQ5 =112, DQ6 =108, DQ7 =96 DQ8 =80, DQ9 =80, DQ10 =92, DQ11 =84 DQ12 =100, DQ13 =96, DQ14 =96, DQ15 =96 [DQSOSCAuto] RK1, (LSB)MR18= 0x4d16, (MSB)MR19= 0x606, tDQSOscB0 = 404 ps tDQSOscB1 = 390 ps CH1 RK1: MR19=606, MR18=4D16 CH1_RK1: MR19=0x606, MR18=0x4D16, DQSOSC=390, MR23=63, INC=97, DEC=64 [RxdqsGatingPostProcess] freq 800 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 10, RK1: 10, Final_Datlat 10 sync_frequency_calibration_params sync calibration params of frequency 800 to shu:4 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1600 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [GetDramInforAfterCalByMRR] Vendor 6. [GetDramInforAfterCalByMRR] Revision 606. [GetDramInforAfterCalByMRR] Revision 2 0. MR0 0x3b3b MR8 0x5151 RK0, DieNum 2, Density 16Gb, RKsize 32Gb. MR0 0x3b3b MR8 0x5151 RK1, DieNum 2, Density 16Gb, RKsize 32Gb. [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 44, TRFC_05T 0, TXREFCNT 58, TRFCpb 16, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc [FAST_K] Save calibration result to emmc dram_init: config_dvfs: 1 dramc_set_vcore_voltage set vcore to 662500 Read voltage for 1200, 2 Vio18 = 0 Vcore = 662500 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU5, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=15 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 0 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 2400 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 0 CA_PREDIV_EN = 0 PH8_DLY = 17 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 1200 CA_MCKIO = 1200 MCKIO_SEMI = 0 PLL_FREQ = 2366 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 2400,PCW = 0X5b00 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] DLL <<<<<<<< [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:2400-MR2_RLWL:4 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x4 RL = 0x4 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:2 B1:1 CA:1 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = 0 [0] MAX Duty = 5218%(X100), DQS PI = 24 [0] MIN Duty = 4844%(X100), DQS PI = 48 [0] AVG Duty = 5031%(X100) CH0 CLK Duty spec in!! Max-Min= 374% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = -4 [-4] MAX Duty = 5124%(X100), DQS PI = 24 [-4] MIN Duty = 4782%(X100), DQS PI = 0 [-4] AVG Duty = 4953%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 62 [0] MIN Duty = 5000%(X100), DQS PI = 32 [0] AVG Duty = 5078%(X100) CH0 DQS 0 Duty spec in!! Max-Min= 342% CH0 DQS 1 Duty spec in!! Max-Min= 156% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 30 [0] MIN Duty = 4875%(X100), DQS PI = 52 [0] AVG Duty = 5015%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 0 [0] MIN Duty = 5031%(X100), DQS PI = 14 [0] AVG Duty = 5062%(X100) CH0 DQM 0 Duty spec in!! Max-Min= 281% CH0 DQM 1 Duty spec in!! Max-Min= 62% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5031%(X100), DQS PI = 26 [0] MIN Duty = 4844%(X100), DQS PI = 62 [0] AVG Duty = 4937%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 26 [0] MIN Duty = 4907%(X100), DQS PI = 36 [0] AVG Duty = 5000%(X100) CH0 DQ 0 Duty spec in!! Max-Min= 187% CH0 DQ 1 Duty spec in!! Max-Min= 186% [DutyScan_Calibration_Flow] ====Done==== == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:1 B1:0 CA:0 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = -4 [-4] MAX Duty = 5031%(X100), DQS PI = 22 [-4] MIN Duty = 4875%(X100), DQS PI = 50 [-4] AVG Duty = 4953%(X100) CH1 CLK Duty spec in!! Max-Min= 156% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 22 [0] MIN Duty = 4844%(X100), DQS PI = 0 [0] AVG Duty = 4953%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 18 [0] MIN Duty = 4969%(X100), DQS PI = 10 [0] AVG Duty = 5078%(X100) CH1 DQS 0 Duty spec in!! Max-Min= 218% CH1 DQS 1 Duty spec in!! Max-Min= 218% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 10 [0] MIN Duty = 5000%(X100), DQS PI = 0 [0] AVG Duty = 5078%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5031%(X100), DQS PI = 24 [0] MIN Duty = 4907%(X100), DQS PI = 36 [0] AVG Duty = 4969%(X100) CH1 DQM 0 Duty spec in!! Max-Min= 156% CH1 DQM 1 Duty spec in!! Max-Min= 124% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = -4 [-4] MAX Duty = 5062%(X100), DQS PI = 8 [-4] MIN Duty = 4906%(X100), DQS PI = 44 [-4] AVG Duty = 4984%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5125%(X100), DQS PI = 20 [0] MIN Duty = 4938%(X100), DQS PI = 34 [0] AVG Duty = 5031%(X100) CH1 DQ 0 Duty spec in!! Max-Min= 156% CH1 DQ 1 Duty spec in!! Max-Min= 187% [DutyScan_Calibration_Flow] ====Done==== nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 7 dramType 5, freq 1200, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:4-WL:12 [TX_path_calculate] data rate=2400, WL=12, DQS_TotalUI=25 [TX_path_calculate] DQS = (3,1) DQS_OE = (2,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=27, u1VrefScanEnd=37 [CA 0] Center 39 (8~70) winsize 63 [CA 1] Center 39 (8~70) winsize 63 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 33 (3~64) winsize 62 [CA 5] Center 32 (3~62) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=39 (8~70),Diff = 7 PI (33 cell) CA1 delay=39 (8~70),Diff = 7 PI (33 cell) CA2 delay=35 (5~66),Diff = 3 PI (14 cell) CA3 delay=34 (4~65),Diff = 2 PI (9 cell) CA4 delay=33 (3~64),Diff = 1 PI (4 cell) CA5 delay=32 (3~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 6 (0~37) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 38 (8~69) winsize 62 [CA 1] Center 38 (8~69) winsize 62 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 33 (3~64) winsize 62 [CA 5] Center 32 (3~62) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=38 (8~69),Diff = 6 PI (28 cell) CA1 delay=38 (8~69),Diff = 6 PI (28 cell) CA2 delay=35 (5~66),Diff = 3 PI (14 cell) CA3 delay=34 (4~65),Diff = 2 PI (9 cell) CA4 delay=33 (3~64),Diff = 1 PI (4 cell) CA5 delay=32 (3~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 6 (0~38) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 32 => 32 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 2323 3434 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 3434 3434 | 0 1 | (0 0) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 3131 | 1 1 | (1 1) (1 1) 0 15 28 | B1->B0 | 3434 2424 | 1 0 | (1 1) (0 0) 1 0 0 | B1->B0 | 2b2b 2323 | 0 0 | (0 1) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2323 2a2a | 0 1 | (0 0) (0 0) 1 0 28 | B1->B0 | 2828 4646 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 3c3c 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 4 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 28) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 30) best DQS0 dly(MCK, UI, PI) = (1, 3, 28) best DQS1 dly(MCK, UI, PI) = (1, 3, 30) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 28) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 30) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 119 (48 ~ 191) 144 iDelay=200, Bit 1, Center 123 (48 ~ 199) 152 iDelay=200, Bit 2, Center 119 (48 ~ 191) 144 iDelay=200, Bit 3, Center 119 (48 ~ 191) 144 iDelay=200, Bit 4, Center 119 (48 ~ 191) 144 iDelay=200, Bit 5, Center 115 (48 ~ 183) 136 iDelay=200, Bit 6, Center 127 (56 ~ 199) 144 iDelay=200, Bit 7, Center 127 (56 ~ 199) 144 iDelay=200, Bit 8, Center 99 (32 ~ 167) 136 iDelay=200, Bit 9, Center 107 (40 ~ 175) 136 iDelay=200, Bit 10, Center 111 (48 ~ 175) 128 iDelay=200, Bit 11, Center 107 (40 ~ 175) 136 iDelay=200, Bit 12, Center 115 (48 ~ 183) 136 iDelay=200, Bit 13, Center 123 (56 ~ 191) 136 iDelay=200, Bit 14, Center 123 (56 ~ 191) 136 iDelay=200, Bit 15, Center 119 (48 ~ 191) 144 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 121, DQM1 = 113 DQ Delay: DQ0 =119, DQ1 =123, DQ2 =119, DQ3 =119 DQ4 =119, DQ5 =115, DQ6 =127, DQ7 =127 DQ8 =99, DQ9 =107, DQ10 =111, DQ11 =107 DQ12 =115, DQ13 =123, DQ14 =123, DQ15 =119 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =850 (3 ,2, 18) DQ OEN =(2 ,7) Update DQM dly =850 (3 ,2, 18) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =845 (3 ,2, 13) DQ OEN =(2 ,7) Update DQM dly =845 (3 ,2, 13) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 0, minWin=25, winSum=410 TX Vref=24, minBit 0, minWin=25, winSum=413 TX Vref=26, minBit 1, minWin=25, winSum=419 TX Vref=28, minBit 5, minWin=26, winSum=426 TX Vref=30, minBit 0, minWin=26, winSum=425 TX Vref=32, minBit 0, minWin=26, winSum=423 [TxChooseVref] Worse bit 5, Min win 26, Win sum 426, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =850 (3 ,2, 18) DQ OEN =(2 ,7) Update DQM dly =850 (3 ,2, 18) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH0 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -13 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 111 DQ Delay: DQ0 =120, DQ1 =120, DQ2 =118, DQ3 =118 DQ4 =122, DQ5 =112, DQ6 =126, DQ7 =126 DQ8 =98, DQ9 =102, DQ10 =112, DQ11 =104 DQ12 =116, DQ13 =116, DQ14 =124, DQ15 =120 [DQSOSCAuto] RK0, (LSB)MR18= 0x150e, (MSB)MR19= 0x404, tDQSOscB0 = 404 ps tDQSOscB1 = 401 ps CH0 RK0: MR19=404, MR18=150E CH0_RK0: MR19=0x404, MR18=0x150E, DQSOSC=401, MR23=63, INC=40, DEC=27 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 3434 3232 | 1 1 | (1 1) (1 1) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 28 | B1->B0 | 3131 2d2d | 0 0 | (0 1) (0 1) 1 0 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (1 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 3939 3938 | 0 1 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 28) 1 4 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 30) best DQS0 dly(MCK, UI, PI) = (1, 3, 30) best DQS1 dly(MCK, UI, PI) = (1, 3, 28) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 30) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 28) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 119 (48 ~ 191) 144 iDelay=200, Bit 1, Center 119 (48 ~ 191) 144 iDelay=200, Bit 2, Center 119 (48 ~ 191) 144 iDelay=200, Bit 3, Center 119 (48 ~ 191) 144 iDelay=200, Bit 4, Center 127 (56 ~ 199) 144 iDelay=200, Bit 5, Center 115 (48 ~ 183) 136 iDelay=200, Bit 6, Center 127 (56 ~ 199) 144 iDelay=200, Bit 7, Center 127 (56 ~ 199) 144 iDelay=200, Bit 8, Center 99 (32 ~ 167) 136 iDelay=200, Bit 9, Center 103 (32 ~ 175) 144 iDelay=200, Bit 10, Center 111 (48 ~ 175) 128 iDelay=200, Bit 11, Center 107 (40 ~ 175) 136 iDelay=200, Bit 12, Center 115 (48 ~ 183) 136 iDelay=200, Bit 13, Center 119 (48 ~ 191) 144 iDelay=200, Bit 14, Center 123 (56 ~ 191) 136 iDelay=200, Bit 15, Center 119 (56 ~ 183) 128 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 121, DQM1 = 112 DQ Delay: DQ0 =119, DQ1 =119, DQ2 =119, DQ3 =119 DQ4 =127, DQ5 =115, DQ6 =127, DQ7 =127 DQ8 =99, DQ9 =103, DQ10 =111, DQ11 =107 DQ12 =115, DQ13 =119, DQ14 =123, DQ15 =119 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =853 (3 ,2, 21) DQ OEN =(2 ,7) Update DQM dly =853 (3 ,2, 21) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 1, minWin=25, winSum=415 TX Vref=24, minBit 3, minWin=25, winSum=421 TX Vref=26, minBit 1, minWin=26, winSum=422 TX Vref=28, minBit 3, minWin=26, winSum=430 TX Vref=30, minBit 12, minWin=25, winSum=428 TX Vref=32, minBit 0, minWin=26, winSum=426 [TxChooseVref] Worse bit 3, Min win 26, Win sum 430, Final Vref 28 Final TX Range 1 Vref 28 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =852 (3 ,2, 20) DQ OEN =(2 ,7) Update DQM dly =852 (3 ,2, 20) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH0 RK1 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -13 -> 252, step: 4 iDelay=195, Bit 0, Center 118 (51 ~ 186) 136 iDelay=195, Bit 1, Center 120 (55 ~ 186) 132 iDelay=195, Bit 2, Center 118 (51 ~ 186) 136 iDelay=195, Bit 3, Center 118 (51 ~ 186) 136 iDelay=195, Bit 4, Center 122 (55 ~ 190) 136 iDelay=195, Bit 5, Center 116 (51 ~ 182) 132 iDelay=195, Bit 6, Center 124 (59 ~ 190) 132 iDelay=195, Bit 7, Center 126 (59 ~ 194) 136 iDelay=195, Bit 8, Center 100 (35 ~ 166) 132 iDelay=195, Bit 9, Center 96 (31 ~ 162) 132 iDelay=195, Bit 10, Center 110 (47 ~ 174) 128 iDelay=195, Bit 11, Center 100 (35 ~ 166) 132 iDelay=195, Bit 12, Center 114 (51 ~ 178) 128 iDelay=195, Bit 13, Center 116 (55 ~ 178) 124 iDelay=195, Bit 14, Center 122 (59 ~ 186) 128 iDelay=195, Bit 15, Center 120 (55 ~ 186) 132 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 109 DQ Delay: DQ0 =118, DQ1 =120, DQ2 =118, DQ3 =118 DQ4 =122, DQ5 =116, DQ6 =124, DQ7 =126 DQ8 =100, DQ9 =96, DQ10 =110, DQ11 =100 DQ12 =114, DQ13 =116, DQ14 =122, DQ15 =120 [DQSOSCAuto] RK1, (LSB)MR18= 0x11f1, (MSB)MR19= 0x403, tDQSOscB0 = 416 ps tDQSOscB1 = 403 ps CH0 RK1: MR19=403, MR18=11F1 CH0_RK1: MR19=0x403, MR18=0x11F1, DQSOSC=403, MR23=63, INC=40, DEC=26 [RxdqsGatingPostProcess] freq 1200 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 13, RK1: 13, Final_Datlat 13 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=29, u1VrefScanEnd=39 [CA 0] Center 37 (7~68) winsize 62 [CA 1] Center 37 (7~68) winsize 62 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (4~64) winsize 61 [CA 4] Center 34 (4~64) winsize 61 [CA 5] Center 33 (3~63) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 37 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (7~68),Diff = 4 PI (19 cell) CA1 delay=37 (7~68),Diff = 4 PI (19 cell) CA2 delay=34 (4~65),Diff = 1 PI (4 cell) CA3 delay=34 (4~64),Diff = 1 PI (4 cell) CA4 delay=34 (4~64),Diff = 1 PI (4 cell) CA5 delay=33 (3~63),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 8 (0~39) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=27, u1VrefScanEnd=37 [CA 0] Center 37 (7~68) winsize 62 [CA 1] Center 38 (8~68) winsize 61 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (7~68),Diff = 4 PI (19 cell) CA1 delay=38 (8~68),Diff = 5 PI (24 cell) CA2 delay=35 (5~65),Diff = 2 PI (9 cell) CA3 delay=34 (4~64),Diff = 1 PI (4 cell) CA4 delay=34 (4~64),Diff = 1 PI (4 cell) CA5 delay=33 (4~63),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 9 (0~41) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 26 => 26 Write leveling (Byte 1): 26 => 26 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 24 | B1->B0 | 3333 2e2e | 1 0 | (1 0) (0 0) 0 15 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (1 0) 1 0 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 3737 4242 | 1 0 | (0 0) (1 1) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 0) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 24) best DQS0 dly(MCK, UI, PI) = (1, 3, 24) best DQS1 dly(MCK, UI, PI) = (1, 3, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 123 (56 ~ 191) 136 iDelay=200, Bit 1, Center 115 (48 ~ 183) 136 iDelay=200, Bit 2, Center 107 (40 ~ 175) 136 iDelay=200, Bit 3, Center 119 (48 ~ 191) 144 iDelay=200, Bit 4, Center 123 (56 ~ 191) 136 iDelay=200, Bit 5, Center 127 (56 ~ 199) 144 iDelay=200, Bit 6, Center 127 (56 ~ 199) 144 iDelay=200, Bit 7, Center 123 (56 ~ 191) 136 iDelay=200, Bit 8, Center 103 (40 ~ 167) 128 iDelay=200, Bit 9, Center 103 (40 ~ 167) 128 iDelay=200, Bit 10, Center 115 (48 ~ 183) 136 iDelay=200, Bit 11, Center 111 (48 ~ 175) 128 iDelay=200, Bit 12, Center 123 (56 ~ 191) 136 iDelay=200, Bit 13, Center 127 (64 ~ 191) 128 iDelay=200, Bit 14, Center 123 (56 ~ 191) 136 iDelay=200, Bit 15, Center 123 (56 ~ 191) 136 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 116 DQ Delay: DQ0 =123, DQ1 =115, DQ2 =107, DQ3 =119 DQ4 =123, DQ5 =127, DQ6 =127, DQ7 =123 DQ8 =103, DQ9 =103, DQ10 =115, DQ11 =111 DQ12 =123, DQ13 =127, DQ14 =123, DQ15 =123 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =843 (3 ,2, 11) DQ OEN =(2 ,7) Update DQM dly =843 (3 ,2, 11) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =842 (3 ,2, 10) DQ OEN =(2 ,7) Update DQM dly =842 (3 ,2, 10) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 11, minWin=24, winSum=412 TX Vref=24, minBit 9, minWin=25, winSum=419 TX Vref=26, minBit 2, minWin=26, winSum=426 TX Vref=28, minBit 1, minWin=26, winSum=428 TX Vref=30, minBit 9, minWin=25, winSum=429 TX Vref=32, minBit 2, minWin=26, winSum=431 [TxChooseVref] Worse bit 2, Min win 26, Win sum 431, Final Vref 32 Final TX Range 1 Vref 32 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =843 (3 ,2, 11) DQ OEN =(2 ,7) Update DQM dly =843 (3 ,2, 11) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =842 (3 ,2, 10) DQ OEN =(2 ,7) Update DQM dly =842 (3 ,2, 10) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH1 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 32 -> 127 RX Vref 32 -> 127, step: 1 RX Delay -5 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 52 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 52 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 117 DQ Delay: DQ0 =124, DQ1 =114, DQ2 =110, DQ3 =116 DQ4 =122, DQ5 =128, DQ6 =128, DQ7 =122 DQ8 =104, DQ9 =106, DQ10 =118, DQ11 =112 DQ12 =124, DQ13 =124, DQ14 =124, DQ15 =126 [DQSOSCAuto] RK0, (LSB)MR18= 0x517, (MSB)MR19= 0x404, tDQSOscB0 = 401 ps tDQSOscB1 = 408 ps CH1 RK0: MR19=404, MR18=517 CH1_RK0: MR19=0x404, MR18=0x517, DQSOSC=401, MR23=63, INC=40, DEC=27 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 26 => 26 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 26 , u4TDQSCK_UI_min 3, 1:4ExtraMCK 0 RX_Path_delay_UI(47) -3 - DQSINCTL_UI(32) = u1StartUI(15) 0 15 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 15 20 | B1->B0 | 3434 3434 | 1 1 | (1 0) (1 1) 0 15 24 | B1->B0 | 2a2a 3434 | 0 0 | (0 1) (0 0) 0 15 28 | B1->B0 | 2323 2727 | 0 0 | (0 0) (0 1) 1 0 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 2525 2323 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4545 2c2c | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (0 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 3 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 1 3 20 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 1 3 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 3, 20) 1 4 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 3, 26) best DQS0 dly(MCK, UI, PI) = (1, 3, 26) best DQS1 dly(MCK, UI, PI) = (1, 3, 20) best DQS0 P1 dly(MCK, UI, PI) = (1, 7, 26) best DQS1 P1 dly(MCK, UI, PI) = (1, 7, 20) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -40 -> 252, step: 8 iDelay=200, Bit 0, Center 123 (56 ~ 191) 136 iDelay=200, Bit 1, Center 115 (48 ~ 183) 136 iDelay=200, Bit 2, Center 107 (40 ~ 175) 136 iDelay=200, Bit 3, Center 119 (56 ~ 183) 128 iDelay=200, Bit 4, Center 115 (48 ~ 183) 136 iDelay=200, Bit 5, Center 131 (64 ~ 199) 136 iDelay=200, Bit 6, Center 131 (64 ~ 199) 136 iDelay=200, Bit 7, Center 119 (48 ~ 191) 144 iDelay=200, Bit 8, Center 107 (40 ~ 175) 136 iDelay=200, Bit 9, Center 107 (40 ~ 175) 136 iDelay=200, Bit 10, Center 115 (48 ~ 183) 136 iDelay=200, Bit 11, Center 115 (48 ~ 183) 136 iDelay=200, Bit 12, Center 127 (56 ~ 199) 144 iDelay=200, Bit 13, Center 127 (64 ~ 191) 128 iDelay=200, Bit 14, Center 123 (56 ~ 191) 136 iDelay=200, Bit 15, Center 123 (56 ~ 191) 136 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 118 DQ Delay: DQ0 =123, DQ1 =115, DQ2 =107, DQ3 =119 DQ4 =115, DQ5 =131, DQ6 =131, DQ7 =119 DQ8 =107, DQ9 =107, DQ10 =115, DQ11 =115 DQ12 =127, DQ13 =127, DQ14 =123, DQ15 =123 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =846 (3 ,2, 14) DQ OEN =(2 ,7) Update DQM dly =846 (3 ,2, 14) DQM OEN =(2 ,7) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref=22, minBit 9, minWin=25, winSum=419 TX Vref=24, minBit 0, minWin=26, winSum=425 TX Vref=26, minBit 2, minWin=26, winSum=433 TX Vref=28, minBit 9, minWin=26, winSum=433 TX Vref=30, minBit 9, minWin=26, winSum=436 TX Vref=32, minBit 9, minWin=26, winSum=438 [TxChooseVref] Worse bit 9, Min win 26, Win sum 438, Final Vref 32 Final TX Range 1 Vref 32 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =844 (3 ,2, 12) DQ OEN =(2 ,7) Update DQM dly =844 (3 ,2, 12) DQM OEN =(2 ,7) == TX Byte 1 == Update DQ dly =846 (3 ,2, 14) DQ OEN =(2 ,7) Update DQM dly =846 (3 ,2, 14) DQM OEN =(2 ,7) [DATLAT] Freq=1200, CH1 RK1 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0x0, sum = 1 13, 0x0, sum = 2 14, 0x0, sum = 3 15, 0x0, sum = 4 best_step = 13 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -5 -> 252, step: 4 iDelay=195, Bit 0, Center 122 (59 ~ 186) 128 iDelay=195, Bit 1, Center 116 (55 ~ 178) 124 iDelay=195, Bit 2, Center 110 (51 ~ 170) 120 iDelay=195, Bit 3, Center 116 (59 ~ 174) 116 iDelay=195, Bit 4, Center 116 (55 ~ 178) 124 iDelay=195, Bit 5, Center 132 (71 ~ 194) 124 iDelay=195, Bit 6, Center 130 (67 ~ 194) 128 iDelay=195, Bit 7, Center 120 (59 ~ 182) 124 iDelay=195, Bit 8, Center 106 (47 ~ 166) 120 iDelay=195, Bit 9, Center 106 (47 ~ 166) 120 iDelay=195, Bit 10, Center 116 (55 ~ 178) 124 iDelay=195, Bit 11, Center 112 (51 ~ 174) 124 iDelay=195, Bit 12, Center 126 (63 ~ 190) 128 iDelay=195, Bit 13, Center 124 (67 ~ 182) 116 iDelay=195, Bit 14, Center 122 (63 ~ 182) 120 iDelay=195, Bit 15, Center 128 (67 ~ 190) 124 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 120, DQM1 = 117 DQ Delay: DQ0 =122, DQ1 =116, DQ2 =110, DQ3 =116 DQ4 =116, DQ5 =132, DQ6 =130, DQ7 =120 DQ8 =106, DQ9 =106, DQ10 =116, DQ11 =112 DQ12 =126, DQ13 =124, DQ14 =122, DQ15 =128 [DQSOSCAuto] RK1, (LSB)MR18= 0x14f0, (MSB)MR19= 0x403, tDQSOscB0 = 416 ps tDQSOscB1 = 402 ps CH1 RK1: MR19=403, MR18=14F0 CH1_RK1: MR19=0x403, MR18=0x14F0, DQSOSC=402, MR23=63, INC=40, DEC=27 [RxdqsGatingPostProcess] freq 1200 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) best DQS0 dly(2T, 0.5T) = (0, 11) best DQS1 dly(2T, 0.5T) = (0, 11) best DQS0 P1 dly(2T, 0.5T) = (0, 15) best DQS1 P1 dly(2T, 0.5T) = (0, 15) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 13, RK1: 13, Final_Datlat 13 sync_frequency_calibration_params sync calibration params of frequency 1200 to shu:2 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 2400 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 72, TRFC_05T 1, TXREFCNT 87, TRFCpb 30, TRFCpb_05T 1 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 650000 Read voltage for 600, 5 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU4, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=19 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1200 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 600 CA_MCKIO = 600 MCKIO_SEMI = 0 PLL_FREQ = 2288 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1200,PCW = 0X5800 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1200-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 17 dramType 5, freq 600, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=1200, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (2,1) DQS_OE = (1,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 35 (5~66) winsize 62 [CA 1] Center 35 (5~66) winsize 62 [CA 2] Center 34 (3~65) winsize 63 [CA 3] Center 33 (2~64) winsize 63 [CA 4] Center 33 (2~64) winsize 63 [CA 5] Center 32 (2~62) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=35 (5~66),Diff = 3 PI (28 cell) CA1 delay=35 (5~66),Diff = 3 PI (28 cell) CA2 delay=34 (3~65),Diff = 2 PI (19 cell) CA3 delay=33 (2~64),Diff = 1 PI (9 cell) CA4 delay=33 (2~64),Diff = 1 PI (9 cell) CA5 delay=32 (2~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 4 (0~35) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 35 (5~66) winsize 62 [CA 1] Center 35 (5~66) winsize 62 [CA 2] Center 34 (3~65) winsize 63 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 33 (2~64) winsize 63 [CA 5] Center 32 (2~63) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=35 (5~66),Diff = 3 PI (28 cell) CA1 delay=35 (5~66),Diff = 3 PI (28 cell) CA2 delay=34 (3~65),Diff = 2 PI (19 cell) CA3 delay=33 (3~64),Diff = 1 PI (9 cell) CA4 delay=33 (2~64),Diff = 1 PI (9 cell) CA5 delay=32 (2~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 4 (0~36) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 34 => 34 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 2c2c | 1 1 | (1 1) (1 1) 0 9 16 | B1->B0 | 2f2f 2323 | 1 0 | (1 0) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2323 3d3d | 0 1 | (0 0) (0 0) 0 10 16 | B1->B0 | 3333 4646 | 1 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 12) 0 13 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 16) best DQS0 dly(MCK, UI, PI) = (0, 13, 12) best DQS1 dly(MCK, UI, PI) = (0, 13, 16) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 12) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 16) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 1, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 2, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 3, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 4, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 5, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 6, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 7, Center 65 (-86 ~ 217) 304 iDelay=218, Bit 8, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 9, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 10, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 11, Center 41 (-118 ~ 201) 320 iDelay=218, Bit 12, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 13, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 14, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 15, Center 57 (-102 ~ 217) 320 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 50, DQM1 = 45 DQ Delay: DQ0 =49, DQ1 =57, DQ2 =41, DQ3 =41 DQ4 =49, DQ5 =41, DQ6 =57, DQ7 =65 DQ8 =33, DQ9 =33, DQ10 =41, DQ11 =41 DQ12 =49, DQ13 =49, DQ14 =57, DQ15 =57 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =574 (2 ,1, 30) DQ OEN =(1 ,6) Update DQM dly =574 (2 ,1, 30) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =579 (2 ,1, 35) DQ OEN =(1 ,6) Update DQM dly =579 (2 ,1, 35) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =574 (2 ,1, 30) DQ OEN =(1 ,6) Update DQM dly =574 (2 ,1, 30) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH0 RK0 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -163 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 48 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 52, DQM1 = 46 DQ Delay: DQ0 =52, DQ1 =56, DQ2 =48, DQ3 =48 DQ4 =52, DQ5 =44, DQ6 =60, DQ7 =56 DQ8 =32, DQ9 =36, DQ10 =48, DQ11 =40 DQ12 =56, DQ13 =48, DQ14 =56, DQ15 =52 [DQSOSCAuto] RK0, (LSB)MR18= 0x7164, (MSB)MR19= 0x808, tDQSOscB0 = 391 ps tDQSOscB1 = 388 ps CH0 RK0: MR19=808, MR18=7164 CH0_RK0: MR19=0x808, MR18=0x7164, DQSOSC=388, MR23=63, INC=174, DEC=116 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 33 => 33 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 12 | B1->B0 | 3434 3434 | 1 0 | (1 1) (0 1) 0 9 16 | B1->B0 | 2e2e 2424 | 1 0 | (1 0) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 2424 2b2b | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 4040 4040 | 1 1 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 14) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 14) best DQS0 dly(MCK, UI, PI) = (0, 13, 14) best DQS1 dly(MCK, UI, PI) = (0, 13, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 14) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 1, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 2, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 3, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 4, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 5, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 6, Center 65 (-70 ~ 201) 272 iDelay=218, Bit 7, Center 73 (-70 ~ 217) 288 iDelay=218, Bit 8, Center 41 (-102 ~ 185) 288 iDelay=218, Bit 9, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 10, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 11, Center 41 (-102 ~ 185) 288 iDelay=218, Bit 12, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 13, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 14, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 15, Center 49 (-102 ~ 201) 304 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 55, DQM1 = 45 DQ Delay: DQ0 =49, DQ1 =49, DQ2 =49, DQ3 =49 DQ4 =57, DQ5 =49, DQ6 =65, DQ7 =73 DQ8 =41, DQ9 =33, DQ10 =49, DQ11 =41 DQ12 =49, DQ13 =49, DQ14 =49, DQ15 =49 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =574 (2 ,1, 30) DQ OEN =(1 ,6) Update DQM dly =574 (2 ,1, 30) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =578 (2 ,1, 34) DQ OEN =(1 ,6) Update DQM dly =578 (2 ,1, 34) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =574 (2 ,1, 30) DQ OEN =(1 ,6) Update DQM dly =574 (2 ,1, 30) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH0 RK1 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -163 -> 252, step: 8 iDelay=197, Bit 0, Center 52 (-91 ~ 196) 288 iDelay=197, Bit 1, Center 56 (-83 ~ 196) 280 iDelay=197, Bit 2, Center 52 (-91 ~ 196) 288 iDelay=197, Bit 3, Center 52 (-91 ~ 196) 288 iDelay=197, Bit 4, Center 56 (-83 ~ 196) 280 iDelay=197, Bit 5, Center 44 (-99 ~ 188) 288 iDelay=197, Bit 6, Center 60 (-75 ~ 196) 272 iDelay=197, Bit 7, Center 60 (-75 ~ 196) 272 iDelay=197, Bit 8, Center 36 (-107 ~ 180) 288 iDelay=197, Bit 9, Center 36 (-107 ~ 180) 288 iDelay=197, Bit 10, Center 48 (-91 ~ 188) 280 iDelay=197, Bit 11, Center 40 (-99 ~ 180) 280 iDelay=197, Bit 12, Center 48 (-91 ~ 188) 280 iDelay=197, Bit 13, Center 52 (-91 ~ 196) 288 iDelay=197, Bit 14, Center 56 (-83 ~ 196) 280 iDelay=197, Bit 15, Center 52 (-91 ~ 196) 288 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 54, DQM1 = 46 DQ Delay: DQ0 =52, DQ1 =56, DQ2 =52, DQ3 =52 DQ4 =56, DQ5 =44, DQ6 =60, DQ7 =60 DQ8 =36, DQ9 =36, DQ10 =48, DQ11 =40 DQ12 =48, DQ13 =52, DQ14 =56, DQ15 =52 [DQSOSCAuto] RK1, (LSB)MR18= 0x6929, (MSB)MR19= 0x808, tDQSOscB0 = 402 ps tDQSOscB1 = 390 ps CH0 RK1: MR19=808, MR18=6929 CH0_RK1: MR19=0x808, MR18=0x6929, DQSOSC=390, MR23=63, INC=172, DEC=114 [RxdqsGatingPostProcess] freq 600 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 9, RK1: 9, Final_Datlat 9 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=37, u1VrefScanEnd=37 [CA 0] Center 36 (5~67) winsize 63 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 35 (4~66) winsize 63 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~65) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 37 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (5~67),Diff = 2 PI (19 cell) CA1 delay=36 (6~67),Diff = 2 PI (19 cell) CA2 delay=35 (4~66),Diff = 1 PI (9 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~65),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 5 (0~36) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (5~67) winsize 63 [CA 1] Center 36 (5~67) winsize 63 [CA 2] Center 35 (4~66) winsize 63 [CA 3] Center 35 (4~66) winsize 63 [CA 4] Center 35 (4~66) winsize 63 [CA 5] Center 34 (3~65) winsize 63 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (5~67),Diff = 2 PI (19 cell) CA1 delay=36 (6~67),Diff = 2 PI (19 cell) CA2 delay=35 (4~66),Diff = 1 PI (9 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~65),Diff = 0 PI (0 cell) CA5 delay=34 (4~65),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 6 (0~38) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 31 => 31 Write leveling (Byte 1): 31 => 31 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 0) (1 1) 0 9 12 | B1->B0 | 2e2e 2d2d | 1 1 | (1 0) (1 0) 0 9 16 | B1->B0 | 2323 2323 | 0 0 | (1 0) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 3333 3b3b | 0 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 8) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 12) best DQS0 dly(MCK, UI, PI) = (0, 13, 8) best DQS1 dly(MCK, UI, PI) = (0, 13, 12) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 8) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 12) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 1, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 2, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 3, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 4, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 5, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 6, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 7, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 8, Center 41 (-102 ~ 185) 288 iDelay=218, Bit 9, Center 41 (-102 ~ 185) 288 iDelay=218, Bit 10, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 11, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 12, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 13, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 14, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 15, Center 57 (-102 ~ 217) 320 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 52, DQM1 = 49 DQ Delay: DQ0 =57, DQ1 =49, DQ2 =49, DQ3 =49 DQ4 =49, DQ5 =57, DQ6 =57, DQ7 =49 DQ8 =41, DQ9 =41, DQ10 =49, DQ11 =49 DQ12 =57, DQ13 =49, DQ14 =49, DQ15 =57 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH1 RK0 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -147 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 52 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 52 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 52 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 49, DQM1 = 45 DQ Delay: DQ0 =52, DQ1 =44, DQ2 =36, DQ3 =48 DQ4 =48, DQ5 =60, DQ6 =56, DQ7 =48 DQ8 =32, DQ9 =36, DQ10 =44, DQ11 =36 DQ12 =52, DQ13 =52, DQ14 =52, DQ15 =56 [DQSOSCAuto] RK0, (LSB)MR18= 0x496e, (MSB)MR19= 0x808, tDQSOscB0 = 389 ps tDQSOscB1 = 396 ps CH1 RK0: MR19=808, MR18=496E CH1_RK0: MR19=0x808, MR18=0x496E, DQSOSC=389, MR23=63, INC=173, DEC=115 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 31 => 31 Write leveling (Byte 1): 31 => 31 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 0 RX_Path_delay_UI(25) -3 - DQSINCTL_UI(16) = u1StartUI(9) 0 9 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 9 8 | B1->B0 | 3434 3434 | 1 1 | (1 0) (1 1) 0 9 12 | B1->B0 | 2f2f 2e2e | 1 1 | (1 0) (1 0) 0 9 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 9 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 10 12 | B1->B0 | 3737 3535 | 1 0 | (0 0) (0 0) 0 10 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 10 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 11 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 0 11 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (0 1) 0 11 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 11 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 12 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 13, 10) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 13, 12) best DQS0 dly(MCK, UI, PI) = (0, 13, 12) best DQS1 dly(MCK, UI, PI) = (0, 13, 10) best DQS0 P1 dly(MCK, UI, PI) = (1, 1, 12) best DQS1 P1 dly(MCK, UI, PI) = (1, 1, 10) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -230 -> 252, step: 16 iDelay=218, Bit 0, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 1, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 2, Center 41 (-102 ~ 185) 288 iDelay=218, Bit 3, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 4, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 5, Center 65 (-86 ~ 217) 304 iDelay=218, Bit 6, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 7, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 8, Center 33 (-118 ~ 185) 304 iDelay=218, Bit 9, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 10, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 11, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 12, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 13, Center 57 (-102 ~ 217) 320 iDelay=218, Bit 14, Center 49 (-102 ~ 201) 304 iDelay=218, Bit 15, Center 57 (-102 ~ 217) 320 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 51, DQM1 = 50 DQ Delay: DQ0 =49, DQ1 =49, DQ2 =41, DQ3 =49 DQ4 =49, DQ5 =65, DQ6 =57, DQ7 =49 DQ8 =33, DQ9 =49, DQ10 =49, DQ11 =49 DQ12 =57, DQ13 =57, DQ14 =49, DQ15 =57 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =577 (2 ,1, 33) DQ OEN =(1 ,6) Update DQM dly =577 (2 ,1, 33) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =576 (2 ,1, 32) DQ OEN =(1 ,6) Update DQM dly =576 (2 ,1, 32) DQM OEN =(1 ,6) == TX Byte 1 == Update DQ dly =575 (2 ,1, 31) DQ OEN =(1 ,6) Update DQM dly =575 (2 ,1, 31) DQM OEN =(1 ,6) [DATLAT] Freq=600, CH1 RK1 DATLAT Default: 0x9 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0x0, sum = 1 9, 0x0, sum = 2 10, 0x0, sum = 3 11, 0x0, sum = 4 best_step = 9 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -163 -> 252, step: 8 iDelay=205, Bit 0, Center 52 (-91 ~ 196) 288 iDelay=205, Bit 1, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 2, Center 36 (-107 ~ 180) 288 iDelay=205, Bit 3, Center 44 (-99 ~ 188) 288 iDelay=205, Bit 4, Center 48 (-91 ~ 188) 280 iDelay=205, Bit 5, Center 60 (-83 ~ 204) 288 iDelay=205, Bit 6, Center 60 (-83 ~ 204) 288 iDelay=205, Bit 7, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 8, Center 32 (-115 ~ 180) 296 iDelay=205, Bit 9, Center 32 (-115 ~ 180) 296 iDelay=205, Bit 10, Center 48 (-99 ~ 196) 296 iDelay=205, Bit 11, Center 40 (-107 ~ 188) 296 iDelay=205, Bit 12, Center 52 (-99 ~ 204) 304 iDelay=205, Bit 13, Center 52 (-91 ~ 196) 288 iDelay=205, Bit 14, Center 52 (-91 ~ 196) 288 iDelay=205, Bit 15, Center 56 (-91 ~ 204) 296 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 49, DQM1 = 45 DQ Delay: DQ0 =52, DQ1 =44, DQ2 =36, DQ3 =44 DQ4 =48, DQ5 =60, DQ6 =60, DQ7 =48 DQ8 =32, DQ9 =32, DQ10 =48, DQ11 =40 DQ12 =52, DQ13 =52, DQ14 =52, DQ15 =56 [DQSOSCAuto] RK1, (LSB)MR18= 0x6d24, (MSB)MR19= 0x808, tDQSOscB0 = 403 ps tDQSOscB1 = 389 ps CH1 RK1: MR19=808, MR18=6D24 CH1_RK1: MR19=0x808, MR18=0x6D24, DQSOSC=389, MR23=63, INC=173, DEC=115 [RxdqsGatingPostProcess] freq 600 ChangeDQSINCTL 0, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 1 Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 9, RK1: 9, Final_Datlat 9 sync_frequency_calibration_params sync calibration params of frequency 600 to shu:5 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1200 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 30, TRFC_05T 1, TXREFCNT 44, TRFCpb 9, TRFCpb_05T 1 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 662500 Read voltage for 933, 3 Vio18 = 0 Vcore = 662500 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU3, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=17 sv_algorithm_assistance_LP4_1600 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 1866 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 1 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 933 CA_MCKIO = 933 MCKIO_SEMI = 0 PLL_FREQ = 3732 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 1866,PCW = 0X8f00 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:1866-MR2_RLWL:3 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x3 RL = 0x3 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 9 dramType 5, freq 933, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:3-WL:10 [TX_path_calculate] data rate=1866, WL=10, DQS_TotalUI=21 [TX_path_calculate] DQS = (2,5) DQS_OE = (2,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 37 (6~68) winsize 63 [CA 1] Center 37 (7~68) winsize 62 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (3~65) winsize 63 [CA 4] Center 33 (2~64) winsize 63 [CA 5] Center 32 (2~62) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (6~68),Diff = 5 PI (31 cell) CA1 delay=37 (7~68),Diff = 5 PI (31 cell) CA2 delay=34 (4~65),Diff = 2 PI (12 cell) CA3 delay=34 (3~65),Diff = 2 PI (12 cell) CA4 delay=33 (2~64),Diff = 1 PI (6 cell) CA5 delay=32 (2~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 5 (0~36) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 37 (6~68) winsize 63 [CA 1] Center 37 (6~68) winsize 63 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 33 (3~64) winsize 62 [CA 4] Center 32 (2~63) winsize 62 [CA 5] Center 32 (2~62) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=37 (6~68),Diff = 5 PI (31 cell) CA1 delay=37 (7~68),Diff = 5 PI (31 cell) CA2 delay=34 (4~65),Diff = 2 PI (12 cell) CA3 delay=33 (3~64),Diff = 1 PI (6 cell) CA4 delay=32 (2~63),Diff = 0 PI (0 cell) CA5 delay=32 (2~62),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=32 [CBTSetCACLKResult] CA Dly = 32 CS Dly: 5 (0~37) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 34 => 34 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 2928 3434 | 1 1 | (0 0) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3434 3333 | 1 0 | (1 1) (0 1) 0 14 28 | B1->B0 | 3333 2323 | 1 0 | (1 1) (1 0) 0 15 0 | B1->B0 | 2d2d 2323 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 2828 4040 | 0 0 | (0 0) (1 1) 1 0 0 | B1->B0 | 3f3f 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 26) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 30) best DQS0 dly(MCK, UI, PI) = (1, 2, 26) best DQS1 dly(MCK, UI, PI) = (1, 2, 30) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 26) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 30) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 103 (8 ~ 199) 192 iDelay=208, Bit 1, Center 107 (16 ~ 199) 184 iDelay=208, Bit 2, Center 99 (8 ~ 191) 184 iDelay=208, Bit 3, Center 103 (16 ~ 191) 176 iDelay=208, Bit 4, Center 107 (16 ~ 199) 184 iDelay=208, Bit 5, Center 91 (0 ~ 183) 184 iDelay=208, Bit 6, Center 115 (24 ~ 207) 184 iDelay=208, Bit 7, Center 115 (24 ~ 207) 184 iDelay=208, Bit 8, Center 87 (0 ~ 175) 176 iDelay=208, Bit 9, Center 87 (0 ~ 175) 176 iDelay=208, Bit 10, Center 95 (8 ~ 183) 176 iDelay=208, Bit 11, Center 87 (0 ~ 175) 176 iDelay=208, Bit 12, Center 99 (8 ~ 191) 184 iDelay=208, Bit 13, Center 103 (16 ~ 191) 176 iDelay=208, Bit 14, Center 103 (16 ~ 191) 176 iDelay=208, Bit 15, Center 99 (8 ~ 191) 184 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 105, DQM1 = 95 DQ Delay: DQ0 =103, DQ1 =107, DQ2 =99, DQ3 =103 DQ4 =107, DQ5 =91, DQ6 =115, DQ7 =115 DQ8 =87, DQ9 =87, DQ10 =95, DQ11 =87 DQ12 =99, DQ13 =103, DQ14 =103, DQ15 =99 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =718 (2 ,6, 14) DQ OEN =(2 ,3) Update DQM dly =718 (2 ,6, 14) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =717 (2 ,6, 13) DQ OEN =(2 ,3) Update DQM dly =717 (2 ,6, 13) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH0 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -45 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 48 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 104, DQM1 = 94 DQ Delay: DQ0 =104, DQ1 =106, DQ2 =102, DQ3 =102 DQ4 =104, DQ5 =96, DQ6 =110, DQ7 =110 DQ8 =82, DQ9 =84, DQ10 =96, DQ11 =88 DQ12 =100, DQ13 =98, DQ14 =102, DQ15 =102 [DQSOSCAuto] RK0, (LSB)MR18= 0x362d, (MSB)MR19= 0x505, tDQSOscB0 = 407 ps tDQSOscB1 = 404 ps CH0 RK0: MR19=505, MR18=362D CH0_RK0: MR19=0x505, MR18=0x362D, DQSOSC=404, MR23=63, INC=66, DEC=44 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 32 => 32 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 3333 3333 | 1 1 | (1 1) (0 0) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3232 3434 | 1 1 | (0 0) (1 1) 0 14 28 | B1->B0 | 2b2b 2c2c | 0 0 | (1 0) (0 0) 0 15 0 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2929 2424 | 0 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 4242 3939 | 1 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4646 4444 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 3 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 28) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 26) best DQS0 dly(MCK, UI, PI) = (1, 2, 28) best DQS1 dly(MCK, UI, PI) = (1, 2, 26) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 28) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 26) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 103 (8 ~ 199) 192 iDelay=208, Bit 1, Center 111 (24 ~ 199) 176 iDelay=208, Bit 2, Center 103 (8 ~ 199) 192 iDelay=208, Bit 3, Center 99 (8 ~ 191) 184 iDelay=208, Bit 4, Center 107 (16 ~ 199) 184 iDelay=208, Bit 5, Center 95 (0 ~ 191) 192 iDelay=208, Bit 6, Center 111 (24 ~ 199) 176 iDelay=208, Bit 7, Center 115 (24 ~ 207) 184 iDelay=208, Bit 8, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 9, Center 83 (-8 ~ 175) 184 iDelay=208, Bit 10, Center 95 (8 ~ 183) 176 iDelay=208, Bit 11, Center 87 (0 ~ 175) 176 iDelay=208, Bit 12, Center 95 (8 ~ 183) 176 iDelay=208, Bit 13, Center 99 (8 ~ 191) 184 iDelay=208, Bit 14, Center 99 (8 ~ 191) 184 iDelay=208, Bit 15, Center 99 (8 ~ 191) 184 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 105, DQM1 = 92 DQ Delay: DQ0 =103, DQ1 =111, DQ2 =103, DQ3 =99 DQ4 =107, DQ5 =95, DQ6 =111, DQ7 =115 DQ8 =83, DQ9 =83, DQ10 =95, DQ11 =87 DQ12 =95, DQ13 =99, DQ14 =99, DQ15 =99 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =716 (2 ,6, 12) DQ OEN =(2 ,3) Update DQM dly =716 (2 ,6, 12) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =712 (2 ,5, 40) DQ OEN =(2 ,2) Update DQM dly =712 (2 ,5, 40) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =716 (2 ,6, 12) DQ OEN =(2 ,3) Update DQM dly =716 (2 ,6, 12) DQM OEN =(2 ,3) == TX Byte 1 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH0 RK1 DATLAT Default: 0xb 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -53 -> 252, step: 4 iDelay=195, Bit 0, Center 102 (15 ~ 190) 176 iDelay=195, Bit 1, Center 106 (19 ~ 194) 176 iDelay=195, Bit 2, Center 102 (15 ~ 190) 176 iDelay=195, Bit 3, Center 102 (15 ~ 190) 176 iDelay=195, Bit 4, Center 106 (19 ~ 194) 176 iDelay=195, Bit 5, Center 98 (11 ~ 186) 176 iDelay=195, Bit 6, Center 110 (27 ~ 194) 168 iDelay=195, Bit 7, Center 110 (27 ~ 194) 168 iDelay=195, Bit 8, Center 84 (-1 ~ 170) 172 iDelay=195, Bit 9, Center 82 (-1 ~ 166) 168 iDelay=195, Bit 10, Center 94 (11 ~ 178) 168 iDelay=195, Bit 11, Center 88 (7 ~ 170) 164 iDelay=195, Bit 12, Center 100 (19 ~ 182) 164 iDelay=195, Bit 13, Center 98 (15 ~ 182) 168 iDelay=195, Bit 14, Center 102 (19 ~ 186) 168 iDelay=195, Bit 15, Center 102 (19 ~ 186) 168 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 104, DQM1 = 93 DQ Delay: DQ0 =102, DQ1 =106, DQ2 =102, DQ3 =102 DQ4 =106, DQ5 =98, DQ6 =110, DQ7 =110 DQ8 =84, DQ9 =82, DQ10 =94, DQ11 =88 DQ12 =100, DQ13 =98, DQ14 =102, DQ15 =102 [DQSOSCAuto] RK1, (LSB)MR18= 0x3008, (MSB)MR19= 0x505, tDQSOscB0 = 419 ps tDQSOscB1 = 406 ps CH0 RK1: MR19=505, MR18=3008 CH0_RK1: MR19=0x505, MR18=0x3008, DQSOSC=406, MR23=63, INC=65, DEC=43 [RxdqsGatingPostProcess] freq 933 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 11, RK1: 11, Final_Datlat 11 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=37, u1VrefScanEnd=37 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 36 (6~67) winsize 62 [CA 2] Center 34 (4~65) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~64) winsize 61 [CA 5] Center 33 (3~64) winsize 62 [CmdBusTrainingLP45] Vref(ca) range 1: 37 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 3 PI (18 cell) CA1 delay=36 (6~67),Diff = 3 PI (18 cell) CA2 delay=34 (4~65),Diff = 1 PI (6 cell) CA3 delay=34 (4~65),Diff = 1 PI (6 cell) CA4 delay=34 (4~64),Diff = 1 PI (6 cell) CA5 delay=33 (3~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=33 [CBTSetCACLKResult] CA Dly = 33 CS Dly: 7 (0~38) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (6~67) winsize 62 [CA 1] Center 37 (7~68) winsize 62 [CA 2] Center 35 (5~66) winsize 62 [CA 3] Center 34 (4~65) winsize 62 [CA 4] Center 34 (4~65) winsize 62 [CA 5] Center 34 (4~64) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (6~67),Diff = 2 PI (12 cell) CA1 delay=37 (7~67),Diff = 3 PI (18 cell) CA2 delay=35 (5~65),Diff = 1 PI (6 cell) CA3 delay=34 (4~65),Diff = 0 PI (0 cell) CA4 delay=34 (4~64),Diff = 0 PI (0 cell) CA5 delay=34 (4~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=34 [CBTSetCACLKResult] CA Dly = 34 CS Dly: 8 (0~40) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 29 => 29 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 3434 2f2f | 0 0 | (0 1) (0 0) 0 14 28 | B1->B0 | 2525 2323 | 0 0 | (0 0) (0 0) 0 15 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2525 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 2727 3a39 | 0 1 | (0 0) (1 1) 0 15 28 | B1->B0 | 3a3a 4646 | 0 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 24) best DQS0 dly(MCK, UI, PI) = (1, 2, 24) best DQS1 dly(MCK, UI, PI) = (1, 2, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 107 (16 ~ 199) 184 iDelay=208, Bit 1, Center 95 (0 ~ 191) 192 iDelay=208, Bit 2, Center 91 (0 ~ 183) 184 iDelay=208, Bit 3, Center 99 (8 ~ 191) 184 iDelay=208, Bit 4, Center 99 (8 ~ 191) 184 iDelay=208, Bit 5, Center 111 (16 ~ 207) 192 iDelay=208, Bit 6, Center 111 (16 ~ 207) 192 iDelay=208, Bit 7, Center 103 (8 ~ 199) 192 iDelay=208, Bit 8, Center 87 (0 ~ 175) 176 iDelay=208, Bit 9, Center 87 (0 ~ 175) 176 iDelay=208, Bit 10, Center 99 (8 ~ 191) 184 iDelay=208, Bit 11, Center 91 (0 ~ 183) 184 iDelay=208, Bit 12, Center 107 (16 ~ 199) 184 iDelay=208, Bit 13, Center 103 (16 ~ 191) 176 iDelay=208, Bit 14, Center 103 (16 ~ 191) 176 iDelay=208, Bit 15, Center 107 (16 ~ 199) 184 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 102, DQM1 = 98 DQ Delay: DQ0 =107, DQ1 =95, DQ2 =91, DQ3 =99 DQ4 =99, DQ5 =111, DQ6 =111, DQ7 =103 DQ8 =87, DQ9 =87, DQ10 =99, DQ11 =91 DQ12 =107, DQ13 =103, DQ14 =103, DQ15 =107 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =712 (2 ,5, 40) DQ OEN =(2 ,2) Update DQM dly =712 (2 ,5, 40) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =712 (2 ,5, 40) DQ OEN =(2 ,2) Update DQM dly =712 (2 ,5, 40) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =709 (2 ,5, 37) DQ OEN =(2 ,2) Update DQM dly =709 (2 ,5, 37) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH1 RK0 DATLAT Default: 0xd 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -45 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 52 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 52 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 52 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 103, DQM1 = 99 DQ Delay: DQ0 =106, DQ1 =96, DQ2 =94, DQ3 =102 DQ4 =102, DQ5 =112, DQ6 =110, DQ7 =104 DQ8 =88, DQ9 =90, DQ10 =100, DQ11 =94 DQ12 =106, DQ13 =104, DQ14 =106, DQ15 =106 [DQSOSCAuto] RK0, (LSB)MR18= 0x1c33, (MSB)MR19= 0x505, tDQSOscB0 = 405 ps tDQSOscB1 = 412 ps CH1 RK0: MR19=505, MR18=1C33 CH1_RK0: MR19=0x505, MR18=0x1C33, DQSOSC=405, MR23=63, INC=66, DEC=44 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 29 => 29 Write leveling (Byte 1): 29 => 29 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 22 , u4TDQSCK_UI_min 2, 1:4ExtraMCK 0 RX_Path_delay_UI(38) -3 - DQSINCTL_UI(24) = u1StartUI(14) 0 14 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 8 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 12 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 0 14 20 | B1->B0 | 3333 3434 | 1 1 | (1 1) (1 1) 0 14 24 | B1->B0 | 2f2f 3232 | 0 0 | (0 1) (0 1) 0 14 28 | B1->B0 | 2323 2525 | 0 0 | (0 0) (0 0) 0 15 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 8 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 12 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 15 24 | B1->B0 | 3636 2828 | 1 0 | (0 0) (0 0) 0 15 28 | B1->B0 | 4646 4141 | 0 0 | (0 0) (0 0) 1 0 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 0 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 0 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (0 1) 1 1 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 1 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 2 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 2 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 2, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 2, 26) best DQS0 dly(MCK, UI, PI) = (1, 2, 24) best DQS1 dly(MCK, UI, PI) = (1, 2, 26) best DQS0 P1 dly(MCK, UI, PI) = (1, 6, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 6, 26) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -80 -> 252, step: 8 iDelay=208, Bit 0, Center 107 (16 ~ 199) 184 iDelay=208, Bit 1, Center 103 (16 ~ 191) 176 iDelay=208, Bit 2, Center 95 (8 ~ 183) 176 iDelay=208, Bit 3, Center 103 (16 ~ 191) 176 iDelay=208, Bit 4, Center 99 (16 ~ 183) 168 iDelay=208, Bit 5, Center 115 (24 ~ 207) 184 iDelay=208, Bit 6, Center 115 (24 ~ 207) 184 iDelay=208, Bit 7, Center 103 (16 ~ 191) 176 iDelay=208, Bit 8, Center 87 (0 ~ 175) 176 iDelay=208, Bit 9, Center 91 (0 ~ 183) 184 iDelay=208, Bit 10, Center 99 (8 ~ 191) 184 iDelay=208, Bit 11, Center 91 (0 ~ 183) 184 iDelay=208, Bit 12, Center 107 (16 ~ 199) 184 iDelay=208, Bit 13, Center 103 (16 ~ 191) 176 iDelay=208, Bit 14, Center 103 (16 ~ 191) 176 iDelay=208, Bit 15, Center 107 (16 ~ 199) 184 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 105, DQM1 = 98 DQ Delay: DQ0 =107, DQ1 =103, DQ2 =95, DQ3 =103 DQ4 =99, DQ5 =115, DQ6 =115, DQ7 =103 DQ8 =87, DQ9 =91, DQ10 =99, DQ11 =91 DQ12 =107, DQ13 =103, DQ14 =103, DQ15 =107 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =713 (2 ,5, 41) DQ OEN =(2 ,2) Update DQM dly =713 (2 ,5, 41) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =712 (2 ,5, 40) DQ OEN =(2 ,2) Update DQM dly =712 (2 ,5, 40) DQM OEN =(2 ,2) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =713 (2 ,5, 41) DQ OEN =(2 ,2) Update DQM dly =713 (2 ,5, 41) DQM OEN =(2 ,2) == TX Byte 1 == Update DQ dly =711 (2 ,5, 39) DQ OEN =(2 ,2) Update DQM dly =711 (2 ,5, 39) DQM OEN =(2 ,2) [DATLAT] Freq=933, CH1 RK1 DATLAT Default: 0xb 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0x0, sum = 1 11, 0x0, sum = 2 12, 0x0, sum = 3 13, 0x0, sum = 4 best_step = 11 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -45 -> 252, step: 4 iDelay=203, Bit 0, Center 110 (27 ~ 194) 168 iDelay=203, Bit 1, Center 100 (15 ~ 186) 172 iDelay=203, Bit 2, Center 94 (11 ~ 178) 168 iDelay=203, Bit 3, Center 100 (19 ~ 182) 164 iDelay=203, Bit 4, Center 100 (19 ~ 182) 164 iDelay=203, Bit 5, Center 118 (35 ~ 202) 168 iDelay=203, Bit 6, Center 114 (31 ~ 198) 168 iDelay=203, Bit 7, Center 104 (19 ~ 190) 172 iDelay=203, Bit 8, Center 90 (7 ~ 174) 168 iDelay=203, Bit 9, Center 92 (7 ~ 178) 172 iDelay=203, Bit 10, Center 100 (15 ~ 186) 172 iDelay=203, Bit 11, Center 92 (7 ~ 178) 172 iDelay=203, Bit 12, Center 110 (23 ~ 198) 176 iDelay=203, Bit 13, Center 106 (23 ~ 190) 168 iDelay=203, Bit 14, Center 104 (23 ~ 186) 164 iDelay=203, Bit 15, Center 108 (23 ~ 194) 172 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 105, DQM1 = 100 DQ Delay: DQ0 =110, DQ1 =100, DQ2 =94, DQ3 =100 DQ4 =100, DQ5 =118, DQ6 =114, DQ7 =104 DQ8 =90, DQ9 =92, DQ10 =100, DQ11 =92 DQ12 =110, DQ13 =106, DQ14 =104, DQ15 =108 [DQSOSCAuto] RK1, (LSB)MR18= 0x3105, (MSB)MR19= 0x505, tDQSOscB0 = 420 ps tDQSOscB1 = 406 ps CH1 RK1: MR19=505, MR18=3105 CH1_RK1: MR19=0x505, MR18=0x3105, DQSOSC=406, MR23=63, INC=65, DEC=43 [RxdqsGatingPostProcess] freq 933 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 1, u1TXDLY_Cal_min 2 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 14) best DQS1 P1 dly(2T, 0.5T) = (0, 14) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 11, RK1: 11, Final_Datlat 11 sync_frequency_calibration_params sync calibration params of frequency 933 to shu:3 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 1866 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 53, TRFC_05T 1, TXREFCNT 68, TRFCpb 21, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 650000 Read voltage for 400, 6 Vio18 = 0 Vcore = 650000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU2, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=20 sv_algorithm_assistance_LP4_800 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 1 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 1 NEW_8X_MODE = 1 =================================== =================================== data_rate = 800 CKR = 1 DQ_P2S_RATIO = 4 =================================== CA_P2S_RATIO = 4 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 1 CA_SEMI_OPEN = 1 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 1 CA_PREDIV_EN = 0 PH8_DLY = 0 SEMI_OPEN_CA_PICK_MCK_RATIO= 4 DQ_AAMCK_DIV = 0 CA_AAMCK_DIV = 0 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 800 CA_MCKIO = 400 MCKIO_SEMI = 400 PLL_FREQ = 3016 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 32 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 800,PCW = 0X7400 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration WARN: tr->DQ_AAMCK_DIV= 0, Because of DQ_SEMI_OPEN, It's don't care.<<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 0 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate: 800-MR2_RLWL:2 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x0 WL = 0x2 RL = 0x2 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x0 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 19 dramType 5, freq 400, readDBI 0, DivMode 2, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:2-WL: 8 [TX_path_calculate] data rate=800, WL=8, DQS_TotalUI=17 [TX_path_calculate] DQS = (4,1) DQS_OE = (3,2) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == Write leveling (Byte 0): 40 => 8 Write leveling (Byte 1): 40 => 8 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 1, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 2, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 3, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 4, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 5, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 6, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 7, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 8, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 9, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 10, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 11, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 12, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 13, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 14, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 15, Center -11 (-234 ~ 213) 448 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 27, DQS1 = 35 DQM Delay: DQM0 = 13, DQM1 = 16 DQ Delay: DQ0 =16, DQ1 =24, DQ2 =0, DQ3 =0 DQ4 =16, DQ5 =0, DQ6 =24, DQ7 =24 DQ8 =0, DQ9 =0, DQ10 =24, DQ11 =8 DQ12 =24, DQ13 =24, DQ14 =24, DQ15 =24 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH0 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -311 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 48 Final RX Vref Byte 0 = 54 to rank0 Final RX Vref Byte 1 = 48 to rank0 Final RX Vref Byte 0 = 54 to rank1 Final RX Vref Byte 1 = 48 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 28, DQS1 = 36 DQM Delay: DQM0 = 10, DQM1 = 12 DQ Delay: DQ0 =8, DQ1 =16, DQ2 =8, DQ3 =8 DQ4 =12, DQ5 =0, DQ6 =16, DQ7 =16 DQ8 =0, DQ9 =4, DQ10 =16, DQ11 =4 DQ12 =16, DQ13 =16, DQ14 =24, DQ15 =20 [DQSOSCAuto] RK0, (LSB)MR18= 0xd7c3, (MSB)MR19= 0xc0c, tDQSOscB0 = 385 ps tDQSOscB1 = 383 ps CH0 RK0: MR19=C0C, MR18=D7C3 CH0_RK0: MR19=0xC0C, MR18=0xD7C3, DQSOSC=383, MR23=63, INC=402, DEC=268 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 1, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 2, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 3, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 4, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 5, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 6, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 7, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 8, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 9, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 10, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 11, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 12, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 13, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 14, Center -11 (-234 ~ 213) 448 iDelay=230, Bit 15, Center -19 (-250 ~ 213) 464 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 27, DQS1 = 35 DQM Delay: DQM0 = 12, DQM1 = 11 DQ Delay: DQ0 =8, DQ1 =8, DQ2 =8, DQ3 =8 DQ4 =16, DQ5 =0, DQ6 =24, DQ7 =24 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =0 DQ12 =16, DQ13 =16, DQ14 =24, DQ15 =16 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH0 RK1 DATLAT Default: 0xe 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -311 -> 252, step: 8 iDelay=217, Bit 0, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 1, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 2, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 3, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 4, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 5, Center -24 (-247 ~ 200) 448 iDelay=217, Bit 6, Center -12 (-231 ~ 208) 440 iDelay=217, Bit 7, Center -8 (-231 ~ 216) 448 iDelay=217, Bit 8, Center -32 (-255 ~ 192) 448 iDelay=217, Bit 9, Center -32 (-255 ~ 192) 448 iDelay=217, Bit 10, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 11, Center -28 (-247 ~ 192) 440 iDelay=217, Bit 12, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 13, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 14, Center -12 (-231 ~ 208) 440 iDelay=217, Bit 15, Center -16 (-239 ~ 208) 448 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 24, DQS1 = 32 DQM Delay: DQM0 = 8, DQM1 = 9 DQ Delay: DQ0 =8, DQ1 =8, DQ2 =8, DQ3 =8 DQ4 =8, DQ5 =0, DQ6 =12, DQ7 =16 DQ8 =0, DQ9 =0, DQ10 =12, DQ11 =4 DQ12 =12, DQ13 =12, DQ14 =20, DQ15 =16 [DQSOSCAuto] RK1, (LSB)MR18= 0xbd5d, (MSB)MR19= 0xc0c, tDQSOscB0 = 398 ps tDQSOscB1 = 386 ps CH0 RK1: MR19=C0C, MR18=BD5D CH0_RK1: MR19=0xC0C, MR18=0xBD5D, DQSOSC=386, MR23=63, INC=396, DEC=264 [RxdqsGatingPostProcess] freq 400 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 14, RK1: 14, Final_Datlat 14 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=37, u1VrefScanEnd=37 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 37 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == pi_start=-16, pi_end=95, pi_step=8, new_cbt_mode=1, autok=0 u1VRangeStart=1, u1VRangeEnd=1, u1VrefScanStart=35, u1VrefScanEnd=35 [CA 0] Center 36 (8~64) winsize 57 [CA 1] Center 36 (8~64) winsize 57 [CA 2] Center 36 (8~64) winsize 57 [CA 3] Center 36 (8~64) winsize 57 [CA 4] Center 36 (8~64) winsize 57 [CA 5] Center 36 (8~64) winsize 57 [CmdBusTrainingLP45] Vref(ca) range 1: 35 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 270/100 ps CA0 delay=36 (8~64),Diff = 0 PI (0 cell) CA1 delay=36 (8~64),Diff = 0 PI (0 cell) CA2 delay=36 (8~64),Diff = 0 PI (0 cell) CA3 delay=36 (8~64),Diff = 0 PI (0 cell) CA4 delay=36 (8~64),Diff = 0 PI (0 cell) CA5 delay=36 (8~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 1 (0~32) ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == Write leveling (Byte 0): 40 => 8 Write leveling (Byte 1): 40 => 8 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 1, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 2, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 3, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 4, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 5, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 6, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 7, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 8, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 9, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 10, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 11, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 12, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 13, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 14, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 15, Center -11 (-250 ~ 229) 480 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 35, DQS1 = 35 DQM Delay: DQM0 = 16, DQM1 = 13 DQ Delay: DQ0 =24, DQ1 =8, DQ2 =0, DQ3 =16 DQ4 =16, DQ5 =32, DQ6 =24, DQ7 =8 DQ8 =0, DQ9 =0, DQ10 =16, DQ11 =8 DQ12 =24, DQ13 =16, DQ14 =16, DQ15 =24 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =580 (4 ,2, 4) DQ OEN =(3 ,3) Update DQM dly =580 (4 ,2, 4) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH1 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 1 RX Vref 0 -> 0, step: 1 RX Delay -311 -> 252, step: 8 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 52 Final RX Vref Byte 0 = 55 to rank0 Final RX Vref Byte 1 = 52 to rank0 Final RX Vref Byte 0 = 55 to rank1 Final RX Vref Byte 1 = 52 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 32, DQS1 = 32 DQM Delay: DQM0 = 13, DQM1 = 10 DQ Delay: DQ0 =16, DQ1 =8, DQ2 =0, DQ3 =12 DQ4 =12, DQ5 =24, DQ6 =20, DQ7 =12 DQ8 =0, DQ9 =0, DQ10 =8, DQ11 =4 DQ12 =16, DQ13 =16, DQ14 =16, DQ15 =20 [DQSOSCAuto] RK0, (LSB)MR18= 0x94cc, (MSB)MR19= 0xc0c, tDQSOscB0 = 384 ps tDQSOscB1 = 391 ps CH1 RK0: MR19=C0C, MR18=94CC CH1_RK0: MR19=0xC0C, MR18=0x94CC, DQSOSC=384, MR23=63, INC=400, DEC=267 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 16 , u4TDQSCK_UI_min 1, 1:4ExtraMCK 1 RX_Path_delay_UI(31) -3 - DQSINCTL_UI(20) = u1StartUI(11) 0 11 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 11 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 0 12 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 12 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 0 13 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 13 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 14 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 0 15 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 0, 14, 24) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 0, 14, 24) best DQS0 dly(MCK, UI, PI) = (0, 14, 24) best DQS1 dly(MCK, UI, PI) = (0, 14, 24) best DQS0 P1 dly(MCK, UI, PI) = (1, 0, 24) best DQS1 P1 dly(MCK, UI, PI) = (1, 0, 24) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -410 -> 252, step: 16 iDelay=230, Bit 0, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 1, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 2, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 3, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 4, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 5, Center -3 (-234 ~ 229) 464 iDelay=230, Bit 6, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 7, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 8, Center -35 (-266 ~ 197) 464 iDelay=230, Bit 9, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 10, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 11, Center -27 (-266 ~ 213) 480 iDelay=230, Bit 12, Center -11 (-250 ~ 229) 480 iDelay=230, Bit 13, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 14, Center -19 (-250 ~ 213) 464 iDelay=230, Bit 15, Center -11 (-250 ~ 229) 480 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 35, DQS1 = 35 DQM Delay: DQM0 = 17, DQM1 = 14 DQ Delay: DQ0 =16, DQ1 =16, DQ2 =0, DQ3 =16 DQ4 =16, DQ5 =32, DQ6 =24, DQ7 =16 DQ8 =0, DQ9 =8, DQ10 =16, DQ11 =8 DQ12 =24, DQ13 =16, DQ14 =16, DQ15 =24 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =585 (4 ,2, 9) DQ OEN =(3 ,3) Update DQM dly =585 (4 ,2, 9) DQM OEN =(3 ,3) [DATLAT] Freq=400, CH1 RK1 DATLAT Default: 0xe 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0x0, sum = 1 14, 0x0, sum = 2 15, 0x0, sum = 3 16, 0x0, sum = 4 best_step = 14 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay -311 -> 252, step: 8 iDelay=217, Bit 0, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 1, Center -24 (-247 ~ 200) 448 iDelay=217, Bit 2, Center -28 (-247 ~ 192) 440 iDelay=217, Bit 3, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 4, Center -20 (-239 ~ 200) 440 iDelay=217, Bit 5, Center -4 (-223 ~ 216) 440 iDelay=217, Bit 6, Center -8 (-231 ~ 216) 448 iDelay=217, Bit 7, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 8, Center -32 (-255 ~ 192) 448 iDelay=217, Bit 9, Center -32 (-255 ~ 192) 448 iDelay=217, Bit 10, Center -20 (-247 ~ 208) 456 iDelay=217, Bit 11, Center -24 (-247 ~ 200) 448 iDelay=217, Bit 12, Center -12 (-239 ~ 216) 456 iDelay=217, Bit 13, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 14, Center -16 (-239 ~ 208) 448 iDelay=217, Bit 15, Center -12 (-239 ~ 216) 456 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 0, odt_onoff= 0, Byte mode= 1, DivMode= 2 == DQS Delay: DQS0 = 28, DQS1 = 32 DQM Delay: DQM0 = 11, DQM1 = 11 DQ Delay: DQ0 =12, DQ1 =4, DQ2 =0, DQ3 =8 DQ4 =8, DQ5 =24, DQ6 =20, DQ7 =12 DQ8 =0, DQ9 =0, DQ10 =12, DQ11 =8 DQ12 =20, DQ13 =16, DQ14 =16, DQ15 =20 [DQSOSCAuto] RK1, (LSB)MR18= 0xcf5e, (MSB)MR19= 0xc0c, tDQSOscB0 = 397 ps tDQSOscB1 = 384 ps CH1 RK1: MR19=C0C, MR18=CF5E CH1_RK1: MR19=0xC0C, MR18=0xCF5E, DQSOSC=384, MR23=63, INC=400, DEC=267 [RxdqsGatingPostProcess] freq 400 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) best DQS0 dly(2T, 0.5T) = (0, 10) best DQS1 dly(2T, 0.5T) = (0, 10) best DQS0 P1 dly(2T, 0.5T) = (0, 12) best DQS1 P1 dly(2T, 0.5T) = (0, 12) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 14, RK1: 14, Final_Datlat 14 sync_frequency_calibration_params sync calibration params of frequency 400 to shu:6 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 800 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : NO K RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : NO K RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : NO K All Pass. DramC Write-DBI off PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 44, TRFC_05T 0, TXREFCNT 58, TRFCpb 16, TRFCpb_05T 0 [FAST_K] Save calibration result to emmc dramc_set_vcore_voltage set vcore to 725000 Read voltage for 1600, 0 Vio18 = 0 Vcore = 725000 Vdram = 0 Vddq = 0 Vmddr = 0 [FAST_K] DramcSave_Time_For_Cal_Init SHU1, femmc_Ready=0 [FAST_K] Bypass_RDDQC 0, Bypass_RXWINDOW=0, Bypass_TXWINDOW=0 MEM_TYPE=3, freq_sel=13 sv_algorithm_assistance_LP4_3733 ============ PULL DRAM RESETB DOWN ============ ========== PULL DRAM RESETB DOWN end ========= [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== =================================== ANA top config =================================== DLL_ASYNC_EN = 0 ALL_SLAVE_EN = 0 NEW_RANK_MODE = 1 DLL_IDLE_MODE = 1 LP45_APHY_COMB_EN = 1 TX_ODT_DIS = 0 NEW_8X_MODE = 1 =================================== =================================== data_rate = 3200 CKR = 1 DQ_P2S_RATIO = 8 =================================== CA_P2S_RATIO = 8 DQ_CA_OPEN = 0 DQ_SEMI_OPEN = 0 CA_SEMI_OPEN = 0 CA_FULL_RATE = 0 DQ_CKDIV4_EN = 0 CA_CKDIV4_EN = 0 CA_PREDIV_EN = 0 PH8_DLY = 12 SEMI_OPEN_CA_PICK_MCK_RATIO= 0 DQ_AAMCK_DIV = 4 CA_AAMCK_DIV = 4 CA_ADMCK_DIV = 4 DQ_TRACK_CA_EN = 0 CA_PICK = 1600 CA_MCKIO = 1600 MCKIO_SEMI = 0 PLL_FREQ = 3068 DQ_UI_PI_RATIO = 32 CA_UI_PI_RATIO = 0 =================================== =================================== memory_type:LPDDR4 GP_NUM : 10 SRAM_EN : 1 MD32_EN : 0 =================================== [ANA_INIT] >>>>>>>>>>>>>> <<<<<< [CONFIGURE PHASE]: ANA_TX >>>>>> [CONFIGURE PHASE][SHUFFLE]: PLL =================================== data_rate = 3200,PCW = 0X7600 =================================== <<<<<< [CONFIGURE PHASE][SHUFFLE]: PLL >>>>>> [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration <<<<<< [CONFIGURE PHASE][SHUFFLE]: ANA CLOCK DIV configuration >>>>>> [CONFIGURE PHASE][SHUFFLE]: Add DLL Gain = 2 >>>>>> [CONFIGURE PHASE][SHUFFLE]: DLL <<<<<< [CONFIGURE PHASE][SHUFFLE]: DLL [ANA_INIT] flow start [ANA_INIT] PLL >>>>>>>> [ANA_INIT] PLL <<<<<<<< [ANA_INIT] MIDPI >>>>>>>> [ANA_INIT] MIDPI <<<<<<<< [ANA_INIT] DLL >>>>>>>> [ANA_INIT] DLL <<<<<<<< [ANA_INIT] flow end ============ LP4 DIFF to SE enter ============ ============ LP4 DIFF to SE exit ============ [ANA_INIT] <<<<<<<<<<<<< [Flow] Enable top DCM control >>>>> [Flow] Enable top DCM control <<<<< Enable DLL master slave shuffle ============================================================== Gating Mode config ============================================================== Config description: RX_GATING_MODE 0: Pulse Mode 1: Burst Mode(8UI) 2: Burst Mode(7UI) 3: Original Burst Mode RX_GATING_TRACK_MODE 0: Valid DLY Mode 1: Valid Mode (-like) 2: FIFO mode SELPH_MODE 0: By rank 1: By Phase ============================================================== GAT_TRACK_EN = 1 RX_GATING_MODE = 2 RX_GATING_TRACK_MODE = 2 SELPH_MODE = 1 PICG_EARLY_EN = 1 VALID_LAT_VALUE = 1 ============================================================== Enter into Gating configuration >>>> Exit from Gating configuration <<<< Enter into DVFS_PRE_config >>>>> Because of DLL_ASYNC_EN for indenpendent DLL NOT enable, salve channel's DVFS_DLL_CHA should set 0 to follow master CH's DLL. Exit from DVFS_PRE_config <<<<< Enter into PICG configuration >>>> Exit from PICG configuration <<<< [RX_INPUT] configuration >>>>> [RX_INPUT] configuration <<<<< [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][TX_CA][Delay] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][IMPDANCE][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 >>>>> [DIG_FREQ_CONFIG][RX_INPUT][Configuration] ch_id: 0, group_id: 0 <<<<< [DIG_SHUF_CONFIG] MISC >>>>>, group_id= 0 [DIG_SHUF_CONFIG] MISC <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY >>>>>>, group_id= 0 [DIG_SHUF_CONFIG] DQSG_RETRY <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DBI >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x0 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [DIG_SHUF_CONFIG] DBI <<<<<<, group_id= 0 [DIG_SHUF_CONFIG] DVFSRLWL >>>>>>, group_id= 0 [ModeRegister RLWL Config] data_rate:3200-MR2_RLWL:5 =================================== LPDDR4 DRAM CONFIGURATION =================================== EX_ROW_EN[0] = 0x10 EX_ROW_EN[1] = 0x0 LP4Y_EN = 0x0 WORK_FSP = 0x1 WL = 0x5 RL = 0x5 BL = 0x2 RPST = 0x0 RD_PRE = 0x0 WR_PRE = 0x1 WR_PST = 0x1 DBI_WR = 0x0 DBI_RD = 0x0 OTF = 0x1 =================================== [test_sa.c]====>ch_id: 0, group_id: 0, DPI_TBA_DVFS_WLRL_setting Exit == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:2 B1:1 CA:1 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = 0 [0] MAX Duty = 5156%(X100), DQS PI = 22 [0] MIN Duty = 4907%(X100), DQS PI = 0 [0] AVG Duty = 5031%(X100) CH0 CLK Duty spec in!! Max-Min= 249% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = -4 [-4] MAX Duty = 5094%(X100), DQS PI = 24 [-4] MIN Duty = 4657%(X100), DQS PI = 0 [-4] AVG Duty = 4875%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 6 [0] MIN Duty = 5031%(X100), DQS PI = 52 [0] AVG Duty = 5109%(X100) CH0 DQS 0 Duty spec in!! Max-Min= 437% CH0 DQS 1 Duty spec in!! Max-Min= 156% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 26 [0] MIN Duty = 4844%(X100), DQS PI = 60 [0] AVG Duty = 5015%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 4 [0] MIN Duty = 5062%(X100), DQS PI = 14 [0] AVG Duty = 5124%(X100) CH0 DQM 0 Duty spec in!! Max-Min= 343% CH0 DQM 1 Duty spec in!! Max-Min= 125% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 26 [0] MIN Duty = 4907%(X100), DQS PI = 0 [0] AVG Duty = 4984%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5093%(X100), DQS PI = 6 [0] MIN Duty = 4938%(X100), DQS PI = 34 [0] AVG Duty = 5015%(X100) CH0 DQ 0 Duty spec in!! Max-Min= 155% CH0 DQ 1 Duty spec in!! Max-Min= 155% [DutyScan_Calibration_Flow] ====Done==== == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Duty_Offset_Calibration] B0:1 B1:0 CA:0 [DutyScan_Calibration_Flow] k_type=0 ==CLK 0== Final CLK duty delay cell = -4 [-4] MAX Duty = 5000%(X100), DQS PI = 22 [-4] MIN Duty = 4844%(X100), DQS PI = 2 [-4] AVG Duty = 4922%(X100) CH1 CLK Duty spec in!! Max-Min= 156% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=1 ==DQS 0 == Final DQS duty delay cell = 0 [0] MAX Duty = 5094%(X100), DQS PI = 16 [0] MIN Duty = 4844%(X100), DQS PI = 48 [0] AVG Duty = 4969%(X100) ==DQS 1 == Final DQS duty delay cell = 0 [0] MAX Duty = 5249%(X100), DQS PI = 16 [0] MIN Duty = 4938%(X100), DQS PI = 8 [0] AVG Duty = 5093%(X100) CH1 DQS 0 Duty spec in!! Max-Min= 250% CH1 DQS 1 Duty spec in!! Max-Min= 311% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=3 ==DQM 0 == Final DQM duty delay cell = 0 [0] MAX Duty = 5187%(X100), DQS PI = 8 [0] MIN Duty = 4969%(X100), DQS PI = 48 [0] AVG Duty = 5078%(X100) ==DQM 1 == Final DQM duty delay cell = 0 [0] MAX Duty = 5062%(X100), DQS PI = 16 [0] MIN Duty = 4907%(X100), DQS PI = 34 [0] AVG Duty = 4984%(X100) CH1 DQM 0 Duty spec in!! Max-Min= 218% CH1 DQM 1 Duty spec in!! Max-Min= 155% [DutyScan_Calibration_Flow] ====Done==== [DutyScan_Calibration_Flow] k_type=2 ==DQ 0 == Final DQ duty delay cell = -4 [-4] MAX Duty = 5062%(X100), DQS PI = 12 [-4] MIN Duty = 4875%(X100), DQS PI = 46 [-4] AVG Duty = 4968%(X100) ==DQ 1 == Final DQ duty delay cell = 0 [0] MAX Duty = 5124%(X100), DQS PI = 18 [0] MIN Duty = 4938%(X100), DQS PI = 8 [0] AVG Duty = 5031%(X100) CH1 DQ 0 Duty spec in!! Max-Min= 187% CH1 DQ 1 Duty spec in!! Max-Min= 186% [DutyScan_Calibration_Flow] ====Done==== nWR fixed to 30 [ModeRegInit_LP4] CH0 RK0 [ModeRegInit_LP4] CH0 RK1 [ModeRegInit_LP4] CH1 RK0 [ModeRegInit_LP4] CH1 RK1 match AC timing 5 dramType 5, freq 1600, readDBI 0, DivMode 1, cbtMode 1 SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON [WriteLatency GET] Version:0-MR_RL_field_value:5-WL:14 [TX_path_calculate] data rate=3200, WL=14, DQS_TotalUI=29 [TX_path_calculate] DQS = (3,5) DQS_OE = (3,2) [MiockJmeterHQA] [DramcMiockJmeter] u1RxGatingPI = 0 0 : 4254, 4029 4 : 4363, 4138 8 : 4257, 4029 12 : 4363, 4138 16 : 4252, 4027 20 : 4252, 4027 24 : 4253, 4027 28 : 4363, 4138 32 : 4363, 4138 36 : 4252, 4027 40 : 4252, 4027 44 : 4252, 4027 48 : 4252, 4027 52 : 4255, 4029 56 : 4363, 4138 60 : 4250, 4027 64 : 4253, 4027 68 : 4250, 4027 72 : 4252, 4029 76 : 4250, 4027 80 : 4361, 4138 84 : 4360, 4137 88 : 4252, 93 92 : 4250, 0 96 : 4253, 0 100 : 4250, 0 104 : 4249, 0 108 : 4250, 0 112 : 4252, 0 116 : 4250, 0 120 : 4250, 0 124 : 4252, 0 128 : 4361, 0 132 : 4361, 0 136 : 4363, 0 140 : 4250, 0 144 : 4250, 0 148 : 4250, 0 152 : 4252, 0 156 : 4250, 0 160 : 4250, 0 164 : 4252, 0 168 : 4250, 0 172 : 4250, 0 176 : 4252, 0 180 : 4361, 0 184 : 4361, 0 188 : 4363, 0 192 : 4250, 0 196 : 4250, 0 200 : 4363, 0 204 : 4250, 1233 208 : 4363, 4099 212 : 4250, 4027 216 : 4250, 4027 220 : 4250, 4027 224 : 4252, 4029 228 : 4250, 4027 232 : 4252, 4027 236 : 4361, 4138 240 : 4250, 4027 244 : 4250, 4027 248 : 4361, 4137 252 : 4250, 4027 256 : 4250, 4027 260 : 4363, 4140 264 : 4250, 4027 268 : 4250, 4027 272 : 4250, 4027 276 : 4252, 4029 280 : 4250, 4027 284 : 4252, 4029 288 : 4361, 4138 292 : 4250, 4027 296 : 4250, 4027 300 : 4361, 4137 304 : 4250, 4027 308 : 4250, 3967 312 : 4363, 2317 316 : 4250, 10 MIOCK jitter meter ch=0 1T = (316-88) = 228 dly cells Clock freq = 1534 MHz, period = 651 ps, 1 dly cell = 285/100 ps == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 42 (12~73) winsize 62 [CA 1] Center 42 (12~73) winsize 62 [CA 2] Center 37 (7~67) winsize 61 [CA 3] Center 37 (7~67) winsize 61 [CA 4] Center 36 (6~66) winsize 61 [CA 5] Center 35 (6~64) winsize 59 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=42 (12~73),Diff = 7 PI (23 cell) CA1 delay=42 (12~73),Diff = 7 PI (23 cell) CA2 delay=37 (7~67),Diff = 2 PI (6 cell) CA3 delay=37 (7~67),Diff = 2 PI (6 cell) CA4 delay=36 (6~66),Diff = 1 PI (3 cell) CA5 delay=35 (6~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=35 [CBTSetCACLKResult] CA Dly = 35 CS Dly: 9 (0~40) [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=0 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 42 (12~73) winsize 62 [CA 1] Center 42 (12~73) winsize 62 [CA 2] Center 38 (8~68) winsize 61 [CA 3] Center 37 (7~68) winsize 62 [CA 4] Center 35 (5~65) winsize 61 [CA 5] Center 35 (5~65) winsize 61 [CmdBusTrainingLP45] Vref(ca) range 0: 30 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=42 (12~73),Diff = 7 PI (23 cell) CA1 delay=42 (12~73),Diff = 7 PI (23 cell) CA2 delay=37 (8~67),Diff = 2 PI (6 cell) CA3 delay=37 (7~67),Diff = 2 PI (6 cell) CA4 delay=35 (6~65),Diff = 0 PI (0 cell) CA5 delay=35 (6~64),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=35 [CBTSetCACLKResult] CA Dly = 35 CS Dly: 10 (0~42) [DramcModeRegInit_CATerm] CH0 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH0 RK1 bWorkAround=0 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 37 => 37 Write leveling (Byte 1): 27 => 27 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2727 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 2323 3535 | 0 1 | (0 0) (1 1) 1 4 16 | B1->B0 | 2323 3434 | 0 1 | (0 0) (1 1) 1 4 20 | B1->B0 | 3434 3636 | 0 0 | (0 0) (0 0) 1 4 24 | B1->B0 | 3434 3636 | 1 0 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3535 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3635 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3636 | 1 0 | (1 1) (0 0) 1 5 8 | B1->B0 | 3434 3030 | 1 0 | (1 1) (1 0) 1 5 12 | B1->B0 | 3434 2827 | 1 1 | (1 1) (1 0) 1 5 16 | B1->B0 | 3434 2828 | 1 0 | (1 0) (0 0) 1 5 20 | B1->B0 | 2626 2727 | 0 0 | (1 0) (0 0) 1 5 24 | B1->B0 | 2323 2424 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2a29 | 0 1 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2726 | 0 1 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2626 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 3636 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 2323 4645 | 0 1 | (0 0) (0 0) 1 6 16 | B1->B0 | 2929 4645 | 0 1 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4645 | 0 1 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4645 | 0 1 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (0 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 10) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (1 0) (0 0) 1 9 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 20) best DQS0 dly(MCK, UI, PI) = (1, 9, 10) best DQS1 dly(MCK, UI, PI) = (1, 9, 20) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 20) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 135 (80 ~ 191) 112 iDelay=200, Bit 1, Center 143 (88 ~ 199) 112 iDelay=200, Bit 2, Center 135 (80 ~ 191) 112 iDelay=200, Bit 3, Center 131 (80 ~ 183) 104 iDelay=200, Bit 4, Center 135 (80 ~ 191) 112 iDelay=200, Bit 5, Center 123 (72 ~ 175) 104 iDelay=200, Bit 6, Center 147 (96 ~ 199) 104 iDelay=200, Bit 7, Center 143 (96 ~ 191) 96 iDelay=200, Bit 8, Center 119 (72 ~ 167) 96 iDelay=200, Bit 9, Center 119 (64 ~ 175) 112 iDelay=200, Bit 10, Center 131 (80 ~ 183) 104 iDelay=200, Bit 11, Center 119 (64 ~ 175) 112 iDelay=200, Bit 12, Center 135 (80 ~ 191) 112 iDelay=200, Bit 13, Center 135 (80 ~ 191) 112 iDelay=200, Bit 14, Center 139 (88 ~ 191) 104 iDelay=200, Bit 15, Center 135 (80 ~ 191) 112 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 136, DQM1 = 129 DQ Delay: DQ0 =135, DQ1 =143, DQ2 =135, DQ3 =131 DQ4 =135, DQ5 =123, DQ6 =147, DQ7 =143 DQ8 =119, DQ9 =119, DQ10 =131, DQ11 =119 DQ12 =135, DQ13 =135, DQ14 =139, DQ15 =135 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =992 (3 ,6, 32) DQ OEN =(3 ,3) Update DQM dly =992 (3 ,6, 32) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =981 (3 ,6, 21) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 1, minWin=22, winSum=372 TX Vref=18, minBit 0, minWin=23, winSum=382 TX Vref=20, minBit 1, minWin=23, winSum=399 TX Vref=22, minBit 0, minWin=24, winSum=407 TX Vref=24, minBit 0, minWin=25, winSum=413 TX Vref=26, minBit 0, minWin=25, winSum=423 TX Vref=28, minBit 0, minWin=25, winSum=417 TX Vref=30, minBit 0, minWin=24, winSum=411 TX Vref=32, minBit 2, minWin=23, winSum=402 TX Vref=34, minBit 1, minWin=23, winSum=391 [TxChooseVref] Worse bit 0, Min win 25, Win sum 423, Final Vref 26 Final TX Range 0 Vref 26 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=13 cells (4 PI) u2DelayCellOfst[1]=17 cells (5 PI) u2DelayCellOfst[2]=13 cells (4 PI) u2DelayCellOfst[3]=10 cells (3 PI) u2DelayCellOfst[4]=10 cells (3 PI) u2DelayCellOfst[5]=0 cells (0 PI) u2DelayCellOfst[6]=20 cells (6 PI) u2DelayCellOfst[7]=17 cells (5 PI) Update DQ dly =990 (3 ,6, 30) DQ OEN =(3 ,3) Update DQM dly =993 (3 ,6, 33) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=0 cells (0 PI) u2DelayCellOfst[10]=10 cells (3 PI) u2DelayCellOfst[11]=3 cells (1 PI) u2DelayCellOfst[12]=10 cells (3 PI) u2DelayCellOfst[13]=13 cells (4 PI) u2DelayCellOfst[14]=17 cells (5 PI) u2DelayCellOfst[15]=10 cells (3 PI) Update DQ dly =979 (3 ,6, 19) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =736 (2 ,6, 32) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =722 (2 ,6, 18) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH0 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 24 -> 127 RX Vref 24 -> 127, step: 1 RX Delay 19 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 24 [Byte1]: 24 Set Vref, RX VrefLevel [Byte0]: 25 [Byte1]: 25 Set Vref, RX VrefLevel [Byte0]: 26 [Byte1]: 26 Set Vref, RX VrefLevel [Byte0]: 27 [Byte1]: 27 Set Vref, RX VrefLevel [Byte0]: 28 [Byte1]: 28 Set Vref, RX VrefLevel [Byte0]: 29 [Byte1]: 29 Set Vref, RX VrefLevel [Byte0]: 30 [Byte1]: 30 Set Vref, RX VrefLevel [Byte0]: 31 [Byte1]: 31 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Final RX Vref Byte 0 = 60 to rank0 Final RX Vref Byte 1 = 59 to rank0 Final RX Vref Byte 0 = 60 to rank1 Final RX Vref Byte 1 = 59 to rank1== Dram Type= 6, Freq= 0, CH_0, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 134, DQM1 = 127 DQ Delay: DQ0 =134, DQ1 =138, DQ2 =134, DQ3 =132 DQ4 =134, DQ5 =124, DQ6 =140, DQ7 =140 DQ8 =116, DQ9 =118, DQ10 =128, DQ11 =120 DQ12 =132, DQ13 =130, DQ14 =138, DQ15 =134 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4141, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK0, (LSB)MR18= 0x2924, (MSB)MR19= 0x303, tDQSOscB0 = 391 ps tDQSOscB1 = 389 ps CH0 RK0: MR19=303, MR18=2924 CH0_RK0: MR19=0x303, MR18=0x2924, DQSOSC=389, MR23=63, INC=24, DEC=16 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 39 => 39 Write leveling (Byte 1): 26 => 26 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2423 | 0 1 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2625 | 0 1 | (0 0) (1 1) 1 4 8 | B1->B0 | 2323 2423 | 0 1 | (0 0) (0 0) 1 4 12 | B1->B0 | 2323 2828 | 0 0 | (0 0) (1 1) 1 4 16 | B1->B0 | 3232 3737 | 1 1 | (1 1) (0 0) 1 4 20 | B1->B0 | 3434 3535 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3837 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3736 | 1 1 | (1 1) (0 0) 1 5 0 | B1->B0 | 3434 3737 | 1 0 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3837 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 3434 3535 | 1 1 | (1 0) (0 0) 1 5 12 | B1->B0 | 3434 3131 | 1 0 | (1 0) (1 0) 1 5 16 | B1->B0 | 3030 2626 | 0 0 | (0 1) (0 0) 1 5 20 | B1->B0 | 2323 2929 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2e2e | 0 1 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2423 | 0 1 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2625 | 0 1 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2525 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2323 2525 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 2323 3534 | 0 1 | (0 0) (1 1) 1 6 16 | B1->B0 | 4040 4645 | 0 1 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4645 | 0 1 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 12) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 14) best DQS0 dly(MCK, UI, PI) = (1, 9, 12) best DQS1 dly(MCK, UI, PI) = (1, 9, 14) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 12) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 14) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 135 (80 ~ 191) 112 iDelay=200, Bit 1, Center 139 (88 ~ 191) 104 iDelay=200, Bit 2, Center 135 (80 ~ 191) 112 iDelay=200, Bit 3, Center 135 (80 ~ 191) 112 iDelay=200, Bit 4, Center 139 (88 ~ 191) 104 iDelay=200, Bit 5, Center 127 (72 ~ 183) 112 iDelay=200, Bit 6, Center 139 (88 ~ 191) 104 iDelay=200, Bit 7, Center 143 (88 ~ 199) 112 iDelay=200, Bit 8, Center 119 (64 ~ 175) 112 iDelay=200, Bit 9, Center 119 (64 ~ 175) 112 iDelay=200, Bit 10, Center 127 (72 ~ 183) 112 iDelay=200, Bit 11, Center 119 (64 ~ 175) 112 iDelay=200, Bit 12, Center 135 (80 ~ 191) 112 iDelay=200, Bit 13, Center 135 (80 ~ 191) 112 iDelay=200, Bit 14, Center 135 (80 ~ 191) 112 iDelay=200, Bit 15, Center 135 (80 ~ 191) 112 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 136, DQM1 = 128 DQ Delay: DQ0 =135, DQ1 =139, DQ2 =135, DQ3 =135 DQ4 =139, DQ5 =127, DQ6 =139, DQ7 =143 DQ8 =119, DQ9 =119, DQ10 =127, DQ11 =119 DQ12 =135, DQ13 =135, DQ14 =135, DQ15 =135 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =996 (3 ,6, 36) DQ OEN =(3 ,3) Update DQM dly =996 (3 ,6, 36) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =980 (3 ,6, 20) DQ OEN =(3 ,3) Update DQM dly =980 (3 ,6, 20) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 1, minWin=22, winSum=385 TX Vref=18, minBit 1, minWin=23, winSum=396 TX Vref=20, minBit 1, minWin=23, winSum=404 TX Vref=22, minBit 1, minWin=24, winSum=414 TX Vref=24, minBit 0, minWin=25, winSum=424 TX Vref=26, minBit 1, minWin=25, winSum=425 TX Vref=28, minBit 4, minWin=25, winSum=425 TX Vref=30, minBit 4, minWin=25, winSum=417 TX Vref=32, minBit 0, minWin=25, winSum=410 TX Vref=34, minBit 5, minWin=24, winSum=406 TX Vref=36, minBit 4, minWin=23, winSum=392 [TxChooseVref] Worse bit 1, Min win 25, Win sum 425, Final Vref 26 Final TX Range 0 Vref 26 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=13 cells (4 PI) u2DelayCellOfst[1]=13 cells (4 PI) u2DelayCellOfst[2]=10 cells (3 PI) u2DelayCellOfst[3]=10 cells (3 PI) u2DelayCellOfst[4]=10 cells (3 PI) u2DelayCellOfst[5]=0 cells (0 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=17 cells (5 PI) Update DQ dly =993 (3 ,6, 33) DQ OEN =(3 ,3) Update DQM dly =995 (3 ,6, 35) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=3 cells (1 PI) u2DelayCellOfst[9]=0 cells (0 PI) u2DelayCellOfst[10]=6 cells (2 PI) u2DelayCellOfst[11]=3 cells (1 PI) u2DelayCellOfst[12]=10 cells (3 PI) u2DelayCellOfst[13]=10 cells (3 PI) u2DelayCellOfst[14]=13 cells (4 PI) u2DelayCellOfst[15]=10 cells (3 PI) Update DQ dly =978 (3 ,6, 18) DQ OEN =(3 ,3) Update DQM dly =980 (3 ,6, 20) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =739 (2 ,6, 35) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =721 (2 ,6, 17) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH0 RK1 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 19 -> 252, step: 4 iDelay=191, Bit 0, Center 134 (83 ~ 186) 104 iDelay=191, Bit 1, Center 138 (91 ~ 186) 96 iDelay=191, Bit 2, Center 130 (79 ~ 182) 104 iDelay=191, Bit 3, Center 134 (83 ~ 186) 104 iDelay=191, Bit 4, Center 136 (87 ~ 186) 100 iDelay=191, Bit 5, Center 126 (75 ~ 178) 104 iDelay=191, Bit 6, Center 140 (91 ~ 190) 100 iDelay=191, Bit 7, Center 140 (91 ~ 190) 100 iDelay=191, Bit 8, Center 118 (67 ~ 170) 104 iDelay=191, Bit 9, Center 116 (67 ~ 166) 100 iDelay=191, Bit 10, Center 128 (75 ~ 182) 108 iDelay=191, Bit 11, Center 118 (67 ~ 170) 104 iDelay=191, Bit 12, Center 132 (83 ~ 182) 100 iDelay=191, Bit 13, Center 134 (83 ~ 186) 104 iDelay=191, Bit 14, Center 136 (83 ~ 190) 108 iDelay=191, Bit 15, Center 136 (87 ~ 186) 100 == Dram Type= 6, Freq= 0, CH_0, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 134, DQM1 = 127 DQ Delay: DQ0 =134, DQ1 =138, DQ2 =130, DQ3 =134 DQ4 =136, DQ5 =126, DQ6 =140, DQ7 =140 DQ8 =118, DQ9 =116, DQ10 =128, DQ11 =118 DQ12 =132, DQ13 =134, DQ14 =136, DQ15 =136 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4545, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK1, (LSB)MR18= 0x2007, (MSB)MR19= 0x303, tDQSOscB0 = 406 ps tDQSOscB1 = 393 ps CH0 RK1: MR19=303, MR18=2007 CH0_RK1: MR19=0x303, MR18=0x2007, DQSOSC=393, MR23=63, INC=23, DEC=15 [RxdqsGatingPostProcess] freq 1600 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 15, RK1: 15, Final_Datlat 15 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 41 (12~71) winsize 60 [CA 1] Center 41 (11~71) winsize 61 [CA 2] Center 38 (8~68) winsize 61 [CA 3] Center 37 (9~66) winsize 58 [CA 4] Center 38 (9~67) winsize 59 [CA 5] Center 36 (7~66) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 0: 32 [CATrainingPosCal] consider 1 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=41 (12~71),Diff = 5 PI (17 cell) CA1 delay=41 (11~71),Diff = 5 PI (17 cell) CA2 delay=38 (8~68),Diff = 2 PI (6 cell) CA3 delay=37 (9~66),Diff = 1 PI (3 cell) CA4 delay=38 (9~67),Diff = 2 PI (6 cell) CA5 delay=36 (7~66),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=36 [CBTSetCACLKResult] CA Dly = 36 CS Dly: 10 (0~41) [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=0 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == pi_start=-16, pi_end=95, pi_step=1, new_cbt_mode=1, autok=0 [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=1 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=1 u1VRangeStart=0, u1VRangeEnd=0, u1VrefScanStart=22, u1VrefScanEnd=32 [CA 0] Center 42 (12~72) winsize 61 [CA 1] Center 42 (12~72) winsize 61 [CA 2] Center 38 (9~68) winsize 60 [CA 3] Center 37 (8~67) winsize 60 [CA 4] Center 38 (8~68) winsize 61 [CA 5] Center 37 (8~67) winsize 60 [CmdBusTrainingLP45] Vref(ca) range 0: 30 [CATrainingPosCal] consider 2 rank data u2DelayCellTimex100 = 285/100 ps CA0 delay=41 (12~71),Diff = 4 PI (13 cell) CA1 delay=41 (12~71),Diff = 4 PI (13 cell) CA2 delay=38 (9~68),Diff = 1 PI (3 cell) CA3 delay=37 (9~66),Diff = 0 PI (0 cell) CA4 delay=38 (9~67),Diff = 1 PI (3 cell) CA5 delay=37 (8~66),Diff = 0 PI (0 cell) CA PerBit enable=1, Macro0, CA PI delay=37 [CBTSetCACLKResult] CA Dly = 37 CS Dly: 11 (0~44) [DramcModeRegInit_CATerm] CH1 RK0 bWorkAround=0 [DramcModeRegInit_CATerm] CH1 RK1 bWorkAround=0 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 30 => 30 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2323 2727 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 3333 3434 | 1 1 | (1 1) (1 1) 1 4 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 8 | B1->B0 | 3434 3333 | 1 0 | (1 0) (0 1) 1 5 12 | B1->B0 | 2e2e 2323 | 0 0 | (1 0) (1 0) 1 5 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 2727 4646 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 4545 4646 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 0) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 10) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 10) best DQS0 dly(MCK, UI, PI) = (1, 9, 10) best DQS1 dly(MCK, UI, PI) = (1, 9, 10) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 10) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 10) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=200, Bit 0, Center 143 (96 ~ 191) 96 iDelay=200, Bit 1, Center 131 (80 ~ 183) 104 iDelay=200, Bit 2, Center 123 (72 ~ 175) 104 iDelay=200, Bit 3, Center 135 (80 ~ 191) 112 iDelay=200, Bit 4, Center 131 (80 ~ 183) 104 iDelay=200, Bit 5, Center 151 (104 ~ 199) 96 iDelay=200, Bit 6, Center 147 (96 ~ 199) 104 iDelay=200, Bit 7, Center 135 (80 ~ 191) 112 iDelay=200, Bit 8, Center 119 (72 ~ 167) 96 iDelay=200, Bit 9, Center 123 (72 ~ 175) 104 iDelay=200, Bit 10, Center 131 (80 ~ 183) 104 iDelay=200, Bit 11, Center 127 (80 ~ 175) 96 iDelay=200, Bit 12, Center 139 (88 ~ 191) 104 iDelay=200, Bit 13, Center 139 (88 ~ 191) 104 iDelay=200, Bit 14, Center 139 (88 ~ 191) 104 iDelay=200, Bit 15, Center 139 (88 ~ 191) 104 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 137, DQM1 = 132 DQ Delay: DQ0 =143, DQ1 =131, DQ2 =123, DQ3 =135 DQ4 =131, DQ5 =151, DQ6 =147, DQ7 =135 DQ8 =119, DQ9 =123, DQ10 =131, DQ11 =127 DQ12 =139, DQ13 =139, DQ14 =139, DQ15 =139 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =980 (3 ,6, 20) DQ OEN =(3 ,3) Update DQM dly =980 (3 ,6, 20) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =985 (3 ,6, 25) DQ OEN =(3 ,3) Update DQM dly =985 (3 ,6, 25) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 0, minWin=23, winSum=376 TX Vref=18, minBit 6, minWin=23, winSum=387 TX Vref=20, minBit 1, minWin=23, winSum=396 TX Vref=22, minBit 1, minWin=24, winSum=407 TX Vref=24, minBit 0, minWin=25, winSum=413 TX Vref=26, minBit 6, minWin=25, winSum=425 TX Vref=28, minBit 0, minWin=26, winSum=425 TX Vref=30, minBit 0, minWin=24, winSum=421 TX Vref=32, minBit 0, minWin=25, winSum=413 TX Vref=34, minBit 0, minWin=23, winSum=402 [TxChooseVref] Worse bit 0, Min win 26, Win sum 425, Final Vref 28 Final TX Range 0 Vref 28 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=17 cells (5 PI) u2DelayCellOfst[1]=10 cells (3 PI) u2DelayCellOfst[2]=0 cells (0 PI) u2DelayCellOfst[3]=3 cells (1 PI) u2DelayCellOfst[4]=6 cells (2 PI) u2DelayCellOfst[5]=17 cells (5 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=3 cells (1 PI) Update DQ dly =978 (3 ,6, 18) DQ OEN =(3 ,3) Update DQM dly =980 (3 ,6, 20) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=3 cells (1 PI) u2DelayCellOfst[10]=10 cells (3 PI) u2DelayCellOfst[11]=3 cells (1 PI) u2DelayCellOfst[12]=13 cells (4 PI) u2DelayCellOfst[13]=13 cells (4 PI) u2DelayCellOfst[14]=17 cells (5 PI) u2DelayCellOfst[15]=17 cells (5 PI) Update DQ dly =983 (3 ,6, 23) DQ OEN =(3 ,3) Update DQM dly =985 (3 ,6, 25) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =721 (2 ,6, 17) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =726 (2 ,6, 22) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH1 RK0 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 1 Set Vref Range= 24 -> 127 RX Vref 24 -> 127, step: 1 RX Delay 27 -> 252, step: 4 Set Vref, RX VrefLevel [Byte0]: 24 [Byte1]: 24 Set Vref, RX VrefLevel [Byte0]: 25 [Byte1]: 25 Set Vref, RX VrefLevel [Byte0]: 26 [Byte1]: 26 Set Vref, RX VrefLevel [Byte0]: 27 [Byte1]: 27 Set Vref, RX VrefLevel [Byte0]: 28 [Byte1]: 28 Set Vref, RX VrefLevel [Byte0]: 29 [Byte1]: 29 Set Vref, RX VrefLevel [Byte0]: 30 [Byte1]: 30 Set Vref, RX VrefLevel [Byte0]: 31 [Byte1]: 31 Set Vref, RX VrefLevel [Byte0]: 32 [Byte1]: 32 Set Vref, RX VrefLevel [Byte0]: 33 [Byte1]: 33 Set Vref, RX VrefLevel [Byte0]: 34 [Byte1]: 34 Set Vref, RX VrefLevel [Byte0]: 35 [Byte1]: 35 Set Vref, RX VrefLevel [Byte0]: 36 [Byte1]: 36 Set Vref, RX VrefLevel [Byte0]: 37 [Byte1]: 37 Set Vref, RX VrefLevel [Byte0]: 38 [Byte1]: 38 Set Vref, RX VrefLevel [Byte0]: 39 [Byte1]: 39 Set Vref, RX VrefLevel [Byte0]: 40 [Byte1]: 40 Set Vref, RX VrefLevel [Byte0]: 41 [Byte1]: 41 Set Vref, RX VrefLevel [Byte0]: 42 [Byte1]: 42 Set Vref, RX VrefLevel [Byte0]: 43 [Byte1]: 43 Set Vref, RX VrefLevel [Byte0]: 44 [Byte1]: 44 Set Vref, RX VrefLevel [Byte0]: 45 [Byte1]: 45 Set Vref, RX VrefLevel [Byte0]: 46 [Byte1]: 46 Set Vref, RX VrefLevel [Byte0]: 47 [Byte1]: 47 Set Vref, RX VrefLevel [Byte0]: 48 [Byte1]: 48 Set Vref, RX VrefLevel [Byte0]: 49 [Byte1]: 49 Set Vref, RX VrefLevel [Byte0]: 50 [Byte1]: 50 Set Vref, RX VrefLevel [Byte0]: 51 [Byte1]: 51 Set Vref, RX VrefLevel [Byte0]: 52 [Byte1]: 52 Set Vref, RX VrefLevel [Byte0]: 53 [Byte1]: 53 Set Vref, RX VrefLevel [Byte0]: 54 [Byte1]: 54 Set Vref, RX VrefLevel [Byte0]: 55 [Byte1]: 55 Set Vref, RX VrefLevel [Byte0]: 56 [Byte1]: 56 Set Vref, RX VrefLevel [Byte0]: 57 [Byte1]: 57 Set Vref, RX VrefLevel [Byte0]: 58 [Byte1]: 58 Set Vref, RX VrefLevel [Byte0]: 59 [Byte1]: 59 Set Vref, RX VrefLevel [Byte0]: 60 [Byte1]: 60 Set Vref, RX VrefLevel [Byte0]: 61 [Byte1]: 61 Set Vref, RX VrefLevel [Byte0]: 62 [Byte1]: 62 Set Vref, RX VrefLevel [Byte0]: 63 [Byte1]: 63 Set Vref, RX VrefLevel [Byte0]: 64 [Byte1]: 64 Set Vref, RX VrefLevel [Byte0]: 65 [Byte1]: 65 Set Vref, RX VrefLevel [Byte0]: 66 [Byte1]: 66 Set Vref, RX VrefLevel [Byte0]: 67 [Byte1]: 67 Set Vref, RX VrefLevel [Byte0]: 68 [Byte1]: 68 Set Vref, RX VrefLevel [Byte0]: 69 [Byte1]: 69 Set Vref, RX VrefLevel [Byte0]: 70 [Byte1]: 70 Set Vref, RX VrefLevel [Byte0]: 71 [Byte1]: 71 Set Vref, RX VrefLevel [Byte0]: 72 [Byte1]: 72 Set Vref, RX VrefLevel [Byte0]: 73 [Byte1]: 73 Set Vref, RX VrefLevel [Byte0]: 74 [Byte1]: 74 Set Vref, RX VrefLevel [Byte0]: 75 [Byte1]: 75 Set Vref, RX VrefLevel [Byte0]: 76 [Byte1]: 76 Set Vref, RX VrefLevel [Byte0]: 77 [Byte1]: 77 Set Vref, RX VrefLevel [Byte0]: 78 [Byte1]: 78 Final RX Vref Byte 0 = 56 to rank0 Final RX Vref Byte 1 = 54 to rank0 Final RX Vref Byte 0 = 56 to rank1 Final RX Vref Byte 1 = 54 to rank1== Dram Type= 6, Freq= 0, CH_1, rank 0 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 134, DQM1 = 130 DQ Delay: DQ0 =140, DQ1 =128, DQ2 =124, DQ3 =130 DQ4 =132, DQ5 =144, DQ6 =144, DQ7 =132 DQ8 =116, DQ9 =120, DQ10 =132, DQ11 =124 DQ12 =138, DQ13 =136, DQ14 =140, DQ15 =140 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4141, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK0, (LSB)MR18= 0x1725, (MSB)MR19= 0x303, tDQSOscB0 = 391 ps tDQSOscB1 = 398 ps CH1 RK0: MR19=303, MR18=1725 CH1_RK0: MR19=0x303, MR18=0x1725, DQSOSC=391, MR23=63, INC=24, DEC=16 ----->DramcWriteLeveling(PI) begin... == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == Write leveling (Byte 0): 25 => 25 Write leveling (Byte 1): 28 => 28 DramcWriteLeveling(PI) end<----- == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == [Gating] SW mode calibration [GatingStartPos] MR0_LatencyMode 1, u1RealRL 32 , u4TDQSCK_UI_min 4, 1:4ExtraMCK 0 RX_Path_delay_UI(60) -3 - DQSINCTL_UI(40) = u1StartUI(20) 1 4 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 4 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 4 8 | B1->B0 | 2626 2323 | 0 0 | (0 0) (0 0) 1 4 12 | B1->B0 | 3434 3131 | 1 0 | (1 1) (0 0) 1 4 16 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 20 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 24 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 4 28 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 0 | B1->B0 | 3434 3434 | 1 1 | (1 1) (1 1) 1 5 4 | B1->B0 | 3434 3434 | 1 1 | (1 0) (1 1) 1 5 8 | B1->B0 | 3333 3434 | 0 1 | (0 0) (1 0) 1 5 12 | B1->B0 | 2323 2626 | 0 0 | (0 0) (1 0) 1 5 16 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 20 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 24 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 5 28 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 0 | B1->B0 | 2323 2323 | 0 0 | (0 0) (0 0) 1 6 4 | B1->B0 | 2424 2323 | 0 0 | (0 0) (0 0) 1 6 8 | B1->B0 | 3f3f 2828 | 0 0 | (0 0) (0 0) 1 6 12 | B1->B0 | 4646 4242 | 0 0 | (0 0) (0 0) 1 6 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 24 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 6 28 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 0 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 4 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) 1 7 8 | B1->B0 | 4646 4646 | 0 0 | (0 1) (0 0) 1 7 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (0 1) 1 7 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 7 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 4 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 8 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 12 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 16 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 20 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 24 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 8 28 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 0 | B1->B0 | 4646 4646 | 0 0 | (1 1) (1 1) 1 9 4 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 1 9 8 | B1->B0 | 4646 4646 | 0 0 | (1 0) (1 1) 1 9 12 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B1: ( 1, 9, 6) 1 9 16 | B1->B0 | 4646 4646 | 0 0 | (0 0) (1 0) 1 9 20 | B1->B0 | 4646 4646 | 0 0 | (0 0) (0 0) Total UI for P1: 0, mck2ui 16 best dqsien dly found for B0: ( 1, 9, 14) best DQS0 dly(MCK, UI, PI) = (1, 9, 14) best DQS1 dly(MCK, UI, PI) = (1, 9, 6) best DQS0 P1 dly(MCK, UI, PI) = (1, 13, 14) best DQS1 P1 dly(MCK, UI, PI) = (1, 13, 6) [Gating] SW calibration Done == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 0 -> 252, step: 8 iDelay=208, Bit 0, Center 139 (88 ~ 191) 104 iDelay=208, Bit 1, Center 135 (80 ~ 191) 112 iDelay=208, Bit 2, Center 123 (72 ~ 175) 104 iDelay=208, Bit 3, Center 131 (80 ~ 183) 104 iDelay=208, Bit 4, Center 131 (80 ~ 183) 104 iDelay=208, Bit 5, Center 151 (96 ~ 207) 112 iDelay=208, Bit 6, Center 143 (88 ~ 199) 112 iDelay=208, Bit 7, Center 135 (80 ~ 191) 112 iDelay=208, Bit 8, Center 119 (64 ~ 175) 112 iDelay=208, Bit 9, Center 119 (64 ~ 175) 112 iDelay=208, Bit 10, Center 135 (80 ~ 191) 112 iDelay=208, Bit 11, Center 127 (72 ~ 183) 112 iDelay=208, Bit 12, Center 143 (88 ~ 199) 112 iDelay=208, Bit 13, Center 143 (88 ~ 199) 112 iDelay=208, Bit 14, Center 139 (88 ~ 191) 104 iDelay=208, Bit 15, Center 143 (88 ~ 199) 112 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 136, DQM1 = 133 DQ Delay: DQ0 =139, DQ1 =135, DQ2 =123, DQ3 =131 DQ4 =131, DQ5 =151, DQ6 =143, DQ7 =135 DQ8 =119, DQ9 =119, DQ10 =135, DQ11 =127 DQ12 =143, DQ13 =143, DQ14 =139, DQ15 =143 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQ dly =981 (3 ,6, 21) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) == TX Byte 1 == Update DQ dly =982 (3 ,6, 22) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref early break, caculate TX vref TX Vref=16, minBit 0, minWin=23, winSum=381 TX Vref=18, minBit 0, minWin=24, winSum=394 TX Vref=20, minBit 0, minWin=24, winSum=404 TX Vref=22, minBit 9, minWin=24, winSum=409 TX Vref=24, minBit 0, minWin=25, winSum=421 TX Vref=26, minBit 0, minWin=25, winSum=426 TX Vref=28, minBit 0, minWin=26, winSum=428 TX Vref=30, minBit 0, minWin=25, winSum=422 TX Vref=32, minBit 0, minWin=25, winSum=414 TX Vref=34, minBit 0, minWin=24, winSum=406 TX Vref=36, minBit 0, minWin=23, winSum=395 [TxChooseVref] Worse bit 0, Min win 26, Win sum 428, Final Vref 28 Final TX Range 0 Vref 28 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable [TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =285/100 ps == TX Byte 0 == u2DelayCellOfst[0]=17 cells (5 PI) u2DelayCellOfst[1]=10 cells (3 PI) u2DelayCellOfst[2]=0 cells (0 PI) u2DelayCellOfst[3]=6 cells (2 PI) u2DelayCellOfst[4]=10 cells (3 PI) u2DelayCellOfst[5]=17 cells (5 PI) u2DelayCellOfst[6]=17 cells (5 PI) u2DelayCellOfst[7]=3 cells (1 PI) Update DQ dly =979 (3 ,6, 19) DQ OEN =(3 ,3) Update DQM dly =981 (3 ,6, 21) DQM OEN =(3 ,3) == TX Byte 1 == u2DelayCellOfst[8]=0 cells (0 PI) u2DelayCellOfst[9]=6 cells (2 PI) u2DelayCellOfst[10]=13 cells (4 PI) u2DelayCellOfst[11]=10 cells (3 PI) u2DelayCellOfst[12]=17 cells (5 PI) u2DelayCellOfst[13]=17 cells (5 PI) u2DelayCellOfst[14]=20 cells (6 PI) u2DelayCellOfst[15]=20 cells (6 PI) Update DQ dly =979 (3 ,6, 19) DQ OEN =(3 ,3) Update DQM dly =982 (3 ,6, 22) DQM OEN =(3 ,3) DramC Write-DBI on == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == TX Vref Scan disable == TX Byte 0 == Update DQM dly =723 (2 ,6, 19) DQM OEN =(3 ,3) == TX Byte 1 == Update DQM dly =723 (2 ,6, 19) DQM OEN =(3 ,3) DramC Write-DBI off [DATLAT] Freq=1600, CH1 RK1 DATLAT Default: 0xf 0, 0xFFFF, sum = 0 1, 0xFFFF, sum = 0 2, 0xFFFF, sum = 0 3, 0xFFFF, sum = 0 4, 0xFFFF, sum = 0 5, 0xFFFF, sum = 0 6, 0xFFFF, sum = 0 7, 0xFFFF, sum = 0 8, 0xFFFF, sum = 0 9, 0xFFFF, sum = 0 10, 0xFFFF, sum = 0 11, 0xFFFF, sum = 0 12, 0xFFFF, sum = 0 13, 0xFFFF, sum = 0 14, 0x0, sum = 1 15, 0x0, sum = 2 16, 0x0, sum = 3 17, 0x0, sum = 4 best_step = 15 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == RX Vref Scan: 0 RX Vref 0 -> 0, step: 1 RX Delay 19 -> 252, step: 4 iDelay=195, Bit 0, Center 138 (91 ~ 186) 96 iDelay=195, Bit 1, Center 130 (83 ~ 178) 96 iDelay=195, Bit 2, Center 122 (71 ~ 174) 104 iDelay=195, Bit 3, Center 130 (83 ~ 178) 96 iDelay=195, Bit 4, Center 130 (83 ~ 178) 96 iDelay=195, Bit 5, Center 146 (99 ~ 194) 96 iDelay=195, Bit 6, Center 144 (95 ~ 194) 100 iDelay=195, Bit 7, Center 134 (83 ~ 186) 104 iDelay=195, Bit 8, Center 116 (63 ~ 170) 108 iDelay=195, Bit 9, Center 120 (67 ~ 174) 108 iDelay=195, Bit 10, Center 132 (83 ~ 182) 100 iDelay=195, Bit 11, Center 126 (75 ~ 178) 104 iDelay=195, Bit 12, Center 140 (87 ~ 194) 108 iDelay=195, Bit 13, Center 138 (87 ~ 190) 104 iDelay=195, Bit 14, Center 136 (87 ~ 186) 100 iDelay=195, Bit 15, Center 140 (91 ~ 190) 100 == Dram Type= 6, Freq= 0, CH_1, rank 1 fsp= 1, odt_onoff= 1, Byte mode= 1, DivMode= 1 == DQS Delay: DQS0 = 0, DQS1 = 0 DQM Delay: DQM0 = 134, DQM1 = 131 DQ Delay: DQ0 =138, DQ1 =130, DQ2 =122, DQ3 =130 DQ4 =130, DQ5 =146, DQ6 =144, DQ7 =134 DQ8 =116, DQ9 =120, DQ10 =132, DQ11 =126 DQ12 =140, DQ13 =138, DQ14 =136, DQ15 =140 [DramC_TX_OE_Calibration] TA2 Original DQ_B0 (3 6) =30, OEN = 27 Original DQ_B1 (3 6) =30, OEN = 27 24, 0x0, End_B0=24 End_B1=24 25, 0x0, End_B0=25 End_B1=25 26, 0x0, End_B0=26 End_B1=26 27, 0x0, End_B0=27 End_B1=27 28, 0x0, End_B0=28 End_B1=28 29, 0x0, End_B0=29 End_B1=29 30, 0x0, End_B0=30 End_B1=30 31, 0x4141, End_B0=30 End_B1=30 Byte0 end_step=30 best_step=27 Byte1 end_step=30 best_step=27 Byte0 TX OE(2T, 0.5T) = (3, 3) Byte1 TX OE(2T, 0.5T) = (3, 3) [DQSOSCAuto] RK1, (LSB)MR18= 0x2308, (MSB)MR19= 0x303, tDQSOscB0 = 405 ps tDQSOscB1 = 392 ps CH1 RK1: MR19=303, MR18=2308 CH1_RK1: MR19=0x303, MR18=0x2308, DQSOSC=392, MR23=63, INC=24, DEC=16 [RxdqsGatingPostProcess] freq 1600 ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3 best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) best DQS0 dly(2T, 0.5T) = (1, 1) best DQS1 dly(2T, 0.5T) = (1, 1) best DQS0 P1 dly(2T, 0.5T) = (1, 5) best DQS1 P1 dly(2T, 0.5T) = (1, 5) Pre-setting of DQS Precalculation [DualRankRxdatlatCal] RK0: 15, RK1: 15, Final_Datlat 15 sync_frequency_calibration_params sync calibration params of frequency 1600 to shu:0 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [Calibration Summary] 3200 Mbps CH 0, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 0, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 1, Rank 0 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. CH 1, Rank 1 SW Impedance : PASS DUTY Scan : NO K ZQ Calibration : PASS Jitter Meter : NO K CBT Training : PASS Write leveling : PASS RX DQS gating : PASS RX DQ/DQS(RDDQC) : PASS TX DQ/DQS : PASS RX DATLAT : PASS RX DQ/DQS(Engine): PASS TX OE : PASS All Pass. DramC Write-DBI on PER_BANK_REFRESH: Hybrid Mode TX_TRACKING: ON [ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 100, TRFC_05T 0, TXREFCNT 115, TRFCpb 44, TRFCpb_05T 0 sync_frequency_calibration_params_to_shu sync calibration params of frequency 1600 to shu:1 calibartion params size is 464, SAVE_TIME_FOR_CALIBRATION_T:464, sdram_params:464 [FAST_K] Save calibration result to emmc sync common calibartion params. sync cbt_mode0:1, 1:1 dram_init: ddr_geometry: 2 dram_init: ddr_geometry: 2 dram_init: ddr_geometry: 2 0:dram_rank_size:100000000 1:dram_rank_size:100000000 sync rank num:2, rank0_size:0x100000000, rank1_size:0x100000000 DFS_SHUFFLE_HW_MODE: ON dramc_set_vcore_voltage set vcore to 725000 Read voltage for 1600, 0 Vio18 = 0 Vcore = 725000 Vdram = 0 Vddq = 0 Vmddr = 0 switch to 3200 Mbps bootup [DramcRunTimeConfig] PHYPLL DPM_CONTROL_AFTERK: ON PER_BANK_REFRESH: ON REFRESH_OVERHEAD_REDUCTION: ON CMD_PICG_NEW_MODE: OFF XRTWTW_NEW_MODE: ON XRTRTR_NEW_MODE: ON TX_TRACKING: ON RDSEL_TRACKING: OFF DQS Precalculation for DVFS: ON RX_TRACKING: OFF HW_GATING DBG: ON ZQCS_ENABLE_LP4: ON RX_PICG_NEW_MODE: ON TX_PICG_NEW_MODE: ON ENABLE_RX_DCM_DPHY: ON LOWPOWER_GOLDEN_SETTINGS(DCM): ON DUMMY_READ_FOR_TRACKING: OFF !!! SPM_CONTROL_AFTERK: OFF !!! SPM could not control APHY IMPEDANCE_TRACKING: ON TEMP_SENSOR: ON HW_SAVE_FOR_SR: OFF CLK_FREE_FUN_FOR_DRAMC_PSEL: OFF PA_IMPROVEMENT_FOR_DRAMC_ACTIVE_POWER: OFF Read ODT Tracking: ON Refresh Rate DeBounce: ON DFS_NO_QUEUE_FLUSH: ON DFS_NO_QUEUE_FLUSH_LATENCY_CNT: OFF ENABLE_DFS_RUNTIME_MRW: OFF DDR_RESERVE_NEW_MODE: ON MR_CBT_SWITCH_FREQ: ON ========================= [MEM] 1st complex R/W mem test pass (start addr:0x4c400000) dram_init: ddr_geometry: 2 [MEM] 2nd complex R/W mem test pass (start addr:0x80000000, 0x0 @Rank1) dram_init: dram init end (result: 0) DRAM-K: Full calibration passed in 24492 msecs MRC: failed to locate region type 0. DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 Mapping address range [0x40000000:0x240000000) as cacheable | read-write | non-secure | normal Mapping address range [0x40000000:0x40100000) as non-cacheable | read-write | non-secure | normal Backing address range [0x40000000:0x80000000) with new page table @0x00112000 Backing address range [0x40000000:0x40200000) with new page table @0x00113000 DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 CBMEM: IMD: root @ 0xfffff000 254 entries. IMD: root @ 0xffffec00 62 entries. FMAP: area RO_VPD found @ 3f8000 (32768 bytes) WARNING: RO_VPD is uninitialized or empty. FMAP: area RW_VPD found @ 577000 (16384 bytes) CBFS: Found 'fallback/ramstage' @0x21840 size 0xe01e in mcache @0x00107c80 read SPI 0x42894 0xe01e: 6225 us, 9216 KB/s, 73.728 Mbps BS: romstage times (exec / console): total (unknown) / 24018 ms coreboot-v1.9308_26_0.0.22-20932-gb2c84cc22f Sat Sep 11 09:59:37 UTC 2021 ramstage starting (log level: 8)... ARM64: Exception handlers installed. ARM64: Testing exception ARM64: Done test exception Enumerating buses... Show all devs... Before device enumeration. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 Compare with tree... Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 Root Device scanning... scan_static_bus for Root Device CPU_CLUSTER: 0 enabled scan_static_bus for Root Device done scan_bus: bus Root Device finished in 8 msecs done BS: BS_DEV_ENUMERATE run times (exec / console): 0 / 35 ms FMAP: area RW_MRC_CACHE found @ 57d000 (8192 bytes) SF: Detected 00 0000 with sector size 0x1000, total 0x800000 BS: BS_DEV_ENUMERATE exit times (exec / console): 0 / 10 ms Allocating resources... Reading resources... Root Device read_resources bus 0 link: 0 DRAM rank0 size:0x100000000, DRAM rank1 size=0x100000000 CPU_CLUSTER: 0 read_resources bus 0 link: 0 CPU: 00 missing read_resources CPU_CLUSTER: 0 read_resources bus 0 link: 0 done Root Device read_resources bus 0 link: 0 done Done reading resources. Show resources in subtree (Root Device)...After reading. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 CPU: 00 CPU_CLUSTER: 0 resource base 40000000 size 200000000 align 0 gran 0 limit 0 flags e0004200 index 0 CPU: 00 Root Device assign_resources, bus 0 link: 0 CPU_CLUSTER: 0 missing set_resources Root Device assign_resources, bus 0 link: 0 done Done setting resources. Show resources in subtree (Root Device)...After assigning values. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 CPU: 00 CPU_CLUSTER: 0 resource base 40000000 size 200000000 align 0 gran 0 limit 0 flags e0004200 index 0 CPU: 00 Done allocating resources. BS: BS_DEV_RESOURCES run times (exec / console): 0 / 91 ms Enabling resources... done. BS: BS_DEV_ENABLE run times (exec / console): 0 / 3 ms Initializing devices... Root Device init init hardware done! 0x00000018: ctrlr->caps 52.000 MHz: ctrlr->f_max 0.400 MHz: ctrlr->f_min 0x40ff8080: ctrlr->voltages sclk: 390625 Bus Width = 1 sclk: 390625 Bus Width = 1 Early init status = 3 out: cmd=0x12e: 03 c9 2e 01 00 00 04 00 01 00 00 00 in-header: 03 fc 00 00 01 00 00 00 in-data: 00 out: cmd=0x12d: 03 c8 2d 01 00 00 05 00 01 00 00 00 01 in-header: 03 fd 00 00 00 00 00 00 in-data: out: cmd=0x12e: 03 ca 2e 01 00 00 04 00 00 00 00 00 in-header: 03 fc 00 00 01 00 00 00 in-data: 00 out: cmd=0x12d: 03 c9 2d 01 00 00 05 00 00 00 00 00 01 in-header: 03 fd 00 00 00 00 00 00 in-data: [SSUSB] Setting up USB HOST controller... [SSUSB] u3phy_ports_enable u2p:1, u3p:1 [SSUSB] phy power-on done. FMAP: area COREBOOT found @ 21000 (4014080 bytes) CBFS: Found 'dpm.dm' @0x2fe00 size 0x20 in mcache @0xffffc13c mtk_init_mcu: Loaded (and reset) dpm.dm in 9 msecs (40 bytes) CBFS: Found 'dpm.pm' @0x2fe80 size 0x2ad3 in mcache @0xffffc16c read SPI 0x50eb0 0x2ad3: 1174 us, 9338 KB/s, 74.704 Mbps mtk_init_mcu: Loaded (and reset) dpm.pm in 13 msecs (14004 bytes) CBFS: Found 'spm_firmware.bin' @0x4f580 size 0x1f6a in mcache @0xffffc204 read SPI 0x705bc 0x1f6a: 924 us, 8703 KB/s, 69.624 Mbps SPM: binary array size = 0x9dc SPM: spmfw (version pcm_suspend_v1.45_20201028_mtcmosapi_align16) spm_kick_im_to_fetch: ptr = 0x80000010, pmem/dmem words = 0x9c4/0x18 mtk_init_mcu: Loaded (and reset) spm_firmware.bin in 27 msecs (10173 bytes) SPM: spm_init done in 34 msecs, spm pc = 0x3f4 configure_display: Starting display init anx7625_power_on_init: Init interface. anx7625_disable_pd_protocol: Disabled PD feature. anx7625_power_on_init: Firmware: ver 0x13, rev 0x0. anx7625_start_dp_work: Secure OCM version=00 anx7625_hpd_change_detect: HPD received 0x7e:0x45=0x91 sp_tx_get_edid_block: EDID Block = 1 Extracted contents: header: 00 ff ff ff ff ff ff 00 serial number: 26 cf 7d 05 00 00 00 00 00 1e version: 01 04 basic params: 95 1f 11 78 0a chroma info: 76 90 94 55 54 90 27 21 50 54 established: 00 00 00 standard: 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 descriptor 1: 38 36 80 a0 70 38 20 40 18 30 3c 00 35 ae 10 00 00 19 descriptor 2: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 descriptor 3: 00 00 00 fe 00 49 6e 66 6f 56 69 73 69 6f 6e 0a 20 20 descriptor 4: 00 00 00 fe 00 52 31 34 30 4e 57 46 35 20 52 48 20 0a extensions: 00 checksum: fb Manufacturer: IVO Model 57d Serial Number 0 Made week 0 of 2020 EDID version: 1.4 Digital display 6 bits per primary color channel DisplayPort interface Maximum image size: 31 cm x 17 cm Gamma: 220% Check DPMS levels Supported color formats: RGB 4:4:4, YCrCb 4:2:2 First detailed timing is preferred timing Established timings supported: Standard timings supported: Detailed timings Hex of detail: 383680a07038204018303c0035ae10000019 Detailed mode (IN HEX): Clock 138800 KHz, 135 mm x ae mm 0780 0798 07c8 0820 hborder 0 0438 043b 0447 0458 vborder 0 -hsync -vsync Did detailed timing Hex of detail: 000000000000000000000000000000000000 Manufacturer-specified data, tag 0 Hex of detail: 000000fe00496e666f566973696f6e0a2020 ASCII string: InfoVision Hex of detail: 000000fe00523134304e574635205248200a ASCII string: R140NWF5 RH Checksum Checksum: 0xfb (valid) configure_display: 'IVO R140NWF5 RH ' 1920x1080@0Hz DSI data_rate: 832800000 bps anx7625_parse_edid: detected IVO panel, use k value 0x3b anx7625_parse_edid: pixelclock(138800). hactive(1920), hsync(48), hfp(24), hbp(88) vactive(1080), vsync(12), vfp(3), vbp(17) anx7625_dsi_config: config dsi. anx7625_dsi_video_config: compute M(11370496), N(552960), divider(4). anx7625_dsi_config: success to config DSI anx7625_dp_start: MIPI phy setup OK. mtk_ddp_mode_set display resolution: 1920x1080@0 bpp 4 mtk_ddp_mode_set invalid vrefresh 60 main_disp_path_setup ovl_layer_smi_id_en ovl_layer_smi_id_en ccorr_config aal_config gamma_config postmask_config dither_config framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32 x_res x y_res: 1920 x 1080, size: 8294400 at 0x0 Root Device init finished in 552 msecs CPU_CLUSTER: 0 init Mapping address range [0x00200000:0x00300000) as cacheable | read-write | secure | device INFRA2APU_SRAM_PROT_EN 0x10001e98 = 0x3fffffff APU_MBOX 0x190000b0 = 0x10001 APU_MBOX 0x190001b0 = 0x10001 APU_MBOX 0x190005b0 = 0x10001 APU_MBOX 0x190006b0 = 0x10001 CBFS: Found 'mcupm.bin' @0x329c0 size 0xe237 in mcache @0xffffc19c read SPI 0x539f4 0xe237: 6247 us, 9270 KB/s, 74.160 Mbps mtk_init_mcu: Loaded (and reset) mcupm.bin in 24 msecs (117884 bytes) CBFS: Found 'sspm.bin' @0x40c40 size 0xe8ef in mcache @0xffffc1d0 read SPI 0x61c74 0xe8ef: 6409 us, 9304 KB/s, 74.432 Mbps mtk_init_mcu: Loaded (and reset) sspm.bin in 21 msecs (137228 bytes) CPU_CLUSTER: 0 init finished in 81 msecs Devices initialized Show all devs... After init. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 CPU: 00: enabled 1 BS: BS_DEV_INIT run times (exec / console): 210 / 447 ms FMAP: area RW_ELOG found @ 57f000 (4096 bytes) ELOG: NV offset 0x57f000 size 0x1000 read SPI 0x57f000 0x1000: 487 us, 8410 KB/s, 67.280 Mbps ELOG: area is 4096 bytes, full threshold 3842, shrink size 1024 ELOG: Event(17) added with size 13 at 2024-07-17 11:36:31 UTC out: cmd=0x121: 03 db 21 01 00 00 00 00 in-header: 03 4b 00 00 2c 00 00 00 in-data: f2 72 00 00 00 00 00 00 0a 18 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ELOG: Event(A1) added with size 10 at 2024-07-17 11:36:31 UTC elog_add_boot_reason: Logged recovery mode boot (Dev-switch on), reason: 0x02 ELOG: Event(A0) added with size 9 at 2024-07-17 11:36:31 UTC elog_add_boot_reason: Logged dev mode boot BS: BS_POST_DEVICE entry times (exec / console): 2 / 64 ms Finalize devices... Devices finalized BS: BS_POST_DEVICE run times (exec / console): 0 / 3 ms out: cmd=0xd: 03 f0 0d 00 00 00 00 00 in-header: 03 07 00 00 08 00 00 00 in-data: aa e4 47 04 13 02 00 00 Chrome EC: UHEPI supported out: cmd=0xa4: 03 4c a4 00 00 00 0c 00 00 01 00 00 00 00 00 00 00 00 00 00 in-header: 03 a9 00 00 08 00 00 00 in-data: 84 60 60 08 00 00 00 00 ELOG: Event(91) added with size 10 at 2024-07-17 11:36:31 UTC Chrome EC: clear events_b mask to 0x0000000020004000 out: cmd=0xa4: 03 ea a4 00 00 00 0c 00 02 01 00 00 00 40 00 20 00 00 00 00 in-header: 03 fd 00 00 00 00 00 00 in-data: BS: BS_WRITE_TABLES entry times (exec / console): 2 / 46 ms Writing coreboot table at 0xffe64000 0. 000000000010a000-0000000000113fff: RAMSTAGE 1. 0000000040000000-00000000400fffff: RAM 2. 0000000040100000-000000004032afff: RAMSTAGE 3. 000000004032b000-00000000545fffff: RAM 4. 0000000054600000-000000005465ffff: BL31 5. 0000000054660000-00000000ffe63fff: RAM 6. 00000000ffe64000-00000000ffffffff: CONFIGURATION TABLES 7. 0000000100000000-000000023fffffff: RAM Passing 5 GPIOs to payload: NAME | PORT | POLARITY | VALUE EC in RW | 0x000000aa | low | undefined EC interrupt | 0x00000005 | low | undefined TPM interrupt | 0x000000ab | high | undefined SD card detect | 0x00000011 | high | undefined speaker enable | 0x00000093 | high | undefined out: cmd=0x6: 03 f7 06 00 00 00 00 00 in-header: 03 f9 00 00 02 00 00 00 in-data: 02 00 ADC[4]: Raw value=904726 ID=7 ADC[3]: Raw value=213441 ID=1 RAM Code: 0x71 ADC[6]: Raw value=75701 ID=0 ADC[5]: Raw value=212703 ID=1 SKU Code: 0x1 Wrote coreboot table at: 0xffe64000, 0x3ac bytes, checksum 9e3a coreboot table: 964 bytes. IMD ROOT 0. 0xfffff000 0x00001000 IMD SMALL 1. 0xffffe000 0x00001000 RO MCACHE 2. 0xffffc000 0x00001104 CONSOLE 3. 0xfff7c000 0x00080000 FMAP 4. 0xfff7b000 0x00000452 TIME STAMP 5. 0xfff7a000 0x00000910 VBOOT WORK 6. 0xfff66000 0x00014000 RAMOOPS 7. 0xffe66000 0x00100000 COREBOOT 8. 0xffe64000 0x00002000 IMD small region: IMD ROOT 0. 0xffffec00 0x00000400 VPD 1. 0xffffeb80 0x0000006c MMC STATUS 2. 0xffffeb60 0x00000004 BS: BS_WRITE_TABLES run times (exec / console): 1 / 137 ms CBFS: Found 'fallback/payload' @0x3780c0 size 0x4f1b0 in mcache @0xffffd098 read SPI 0x3990ec 0x4f1b0: 34848 us, 9297 KB/s, 74.376 Mbps Checking segment from ROM address 0x40100000 Checking segment from ROM address 0x4010001c Loading segment from ROM address 0x40100000 code (compression=0) New segment dstaddr 0x80000000 memsize 0x21a7280 srcaddr 0x40100038 filesize 0x4f178 Loading Segment: addr: 0x80000000 memsz: 0x00000000021a7280 filesz: 0x000000000004f178 it's not compressed! [ 0x80000000, 8004f178, 0x821a7280) <- 40100038 Clearing Segment: addr: 0x000000008004f178 memsz: 0x0000000002158108 Loading segment from ROM address 0x4010001c Entry Point 0x80000000 Loaded segments BS: BS_PAYLOAD_LOAD run times (exec / console): 48 / 61 ms Jumping to boot code at 0x80000000(0xffe64000) CPU0: stack: 0x0010a000 - 0x0010d000, lowest used address 0x0010c500, stack used: 2816 bytes CBFS: Found 'fallback/bl31' @0x6db40 size 0x74a8 in mcache @0xffffc290 read SPI 0x8eb68 0x74a8: 3224 us, 9263 KB/s, 74.104 Mbps Checking segment from ROM address 0x40100000 Checking segment from ROM address 0x4010001c Loading segment from ROM address 0x40100000 code (compression=1) New segment dstaddr 0x54600000 memsize 0x2e000 srcaddr 0x40100038 filesize 0x7470 Loading Segment: addr: 0x54600000 memsz: 0x000000000002e000 filesz: 0x0000000000007470 using LZMA [ 0x54600000, 54614abc, 0x5462e000) <- 40100038 Clearing Segment: addr: 0x0000000054614abc memsz: 0x0000000000019544 Loading segment from ROM address 0x4010001c Entry Point 0x54601000 Loaded segments NOTICE: MT8192 bl31_setup NOTICE: BL31: v2.4(debug):v2.4-448-gce3ebc861 NOTICE: BL31: Built : Sat Sep 11 09:59:37 UTC 2021 WARNING: region 0: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 1: WARNING: sa:0x8000, ea:0x83ff, apc0: 0x80b6db40 apc1: 0xb6db6d WARNING: region 2: WARNING: sa:0x1000, ea:0x113f, apc0: 0x80b6d168 apc1: 0xb6db6d WARNING: region 3: WARNING: sa:0x0, ea:0x1bfff, apc0: 0x80b6db68 apc1: 0xb6db6d WARNING: region 4: WARNING: sa:0x0, ea:0x1bfff, apc0: 0x80b6db68 apc1: 0xb6db6d WARNING: region 5: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 6: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 WARNING: region 7: WARNING: sa:0x0, ea:0x0, apc0: 0x0 apc1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS0)D0_APC_0: 0x14000000 INFO: [DEVAPC] (INFRA_AO_SYS0)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D1_APC_1: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS0)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D2_APC_1: 0x3f00 INFO: [DEVAPC] (INFRA_AO_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D3_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D4_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D5_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D6_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D7_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D8_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D9_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D10_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D11_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D12_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D13_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D14_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS0)D15_APC_1: 0x3fff INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_0: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_2: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_3: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_4: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_5: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_6: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_7: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_8: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_9: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_10: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_11: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_12: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_13: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_14: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D0_APC_15: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_5: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D1_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_5: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D2_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_4: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_5: 0xcfff30ff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_6: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_7: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_8: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_9: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_10: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_11: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_12: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_13: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_14: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS1)D3_APC_15: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_0: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_1: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_2: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_3: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D0_APC_4: 0x0 INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D1_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D2_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_0: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_1: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_2: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_3: 0xffffffff INFO: [DEVAPC] (INFRA_AO_SYS2)D3_APC_4: 0xfff INFO: [DEVAPC] (INFRA_AO)MAS_SEC_0: 0x18 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_0: 0x10000000 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_1: 0x1000004 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_5: 0x0 INFO: [DEVAPC] (PERI_AO_SYS0)D0_APC_6: 0x10000 INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_3: 0x3fffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D1_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_0: 0xfffc03fc INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_1: 0xfff3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_2: 0xfffcfccf INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_3: 0xff3fffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_4: 0xffff3ffc INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D2_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_0: 0xff3f33ff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D3_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D4_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D5_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D6_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D7_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_0: 0xfffff3ff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D8_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D9_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D10_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D11_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D12_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D13_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D14_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS0)D15_APC_6: 0x3ffff INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_1: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D1_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D2_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D3_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D4_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D5_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D6_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO_SYS1)D7_APC_4: 0xf INFO: [DEVAPC] (PERI_AO_SYS2)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_AO_SYS2)D1_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO_SYS2)D2_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO_SYS2)D3_APC_0: 0x3 INFO: [DEVAPC] (PERI_AO)MAS_SEC_0: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_0: 0x400400 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_1: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_2: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_3: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_4: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_5: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_6: 0x140000 INFO: [DEVAPC] (PERI_AO2_SYS0)D0_APC_7: 0x0 INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D1_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_0: 0xfffffff3 INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_1: 0xffffefff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_5: 0xcfffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_6: 0xf3fcffff INFO: [DEVAPC] (PERI_AO2_SYS0)D2_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D3_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D4_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D5_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D6_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D7_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D8_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D9_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D10_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D11_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D12_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D13_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D14_APC_7: 0x3f INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_1: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_2: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_3: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_4: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_5: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_6: 0xffffffff INFO: [DEVAPC] (PERI_AO2_SYS0)D15_APC_7: 0x3f INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D0_APC_0: 0x0 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D0_APC_1: 0x10000 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D1_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D1_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D2_APC_0: 0xffffcff3 INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D2_APC_1: 0x3fcfff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D3_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D3_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D4_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D4_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D5_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D5_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D6_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D6_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D7_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D7_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D8_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D8_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D9_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D9_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D10_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D10_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D11_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D11_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D12_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D12_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D13_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D13_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D14_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D14_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D15_APC_0: 0xffffffff INFO: [DEVAPC] (PERI_PAR_AO_SYS0)D15_APC_1: 0x3fffff INFO: [DEVAPC] (PERI_PAR_AO)MAS_SEC_0: 0x0 INFO: [APUAPC] vio 0 INFO: [APUAPC] set_apusys_ao_apc - SUCCESS! INFO: [APUAPC] set_apusys_noc_dapc - SUCCESS! INFO: [APUAPC] D0_APC_0: 0x400510 INFO: [APUAPC] D0_APC_1: 0x0 INFO: [APUAPC] D0_APC_2: 0x1540 INFO: [APUAPC] D0_APC_3: 0x0 INFO: [APUAPC] D1_APC_0: 0xffffffff INFO: [APUAPC] D1_APC_1: 0xffffffff INFO: [APUAPC] D1_APC_2: 0x3fffff INFO: [APUAPC] D1_APC_3: 0x0 INFO: [APUAPC] D2_APC_0: 0xffffffff INFO: [APUAPC] D2_APC_1: 0xffffffff INFO: [APUAPC] D2_APC_2: 0x3fffff INFO: [APUAPC] D2_APC_3: 0x0 INFO: [APUAPC] D3_APC_0: 0xffffffff INFO: [APUAPC] D3_APC_1: 0xffffffff INFO: [APUAPC] D3_APC_2: 0x3fffff INFO: [APUAPC] D3_APC_3: 0x0 INFO: [APUAPC] D4_APC_0: 0xffffffff INFO: [APUAPC] D4_APC_1: 0xffffffff INFO: [APUAPC] D4_APC_2: 0x3fffff INFO: [APUAPC] D4_APC_3: 0x0 INFO: [APUAPC] D5_APC_0: 0xffffffff INFO: [APUAPC] D5_APC_1: 0xffffffff INFO: [APUAPC] D5_APC_2: 0x3fffff INFO: [APUAPC] D5_APC_3: 0x0 INFO: [APUAPC] D6_APC_0: 0xffffffff INFO: [APUAPC] D6_APC_1: 0xffffffff INFO: [APUAPC] D6_APC_2: 0x3fffff INFO: [APUAPC] D6_APC_3: 0x0 INFO: [APUAPC] D7_APC_0: 0xffffffff INFO: [APUAPC] D7_APC_1: 0xffffffff INFO: [APUAPC] D7_APC_2: 0x3fffff INFO: [APUAPC] D7_APC_3: 0x0 INFO: [APUAPC] D8_APC_0: 0xffffffff INFO: [APUAPC] D8_APC_1: 0xffffffff INFO: [APUAPC] D8_APC_2: 0x3fffff INFO: [APUAPC] D8_APC_3: 0x0 INFO: [APUAPC] D9_APC_0: 0xffffffff INFO: [APUAPC] D9_APC_1: 0xffffffff INFO: [APUAPC] D9_APC_2: 0x3fffff INFO: [APUAPC] D9_APC_3: 0x0 INFO: [APUAPC] D10_APC_0: 0xffffffff INFO: [APUAPC] D10_APC_1: 0xffffffff INFO: [APUAPC] D10_APC_2: 0x3fffff INFO: [APUAPC] D10_APC_3: 0x0 INFO: [APUAPC] D11_APC_0: 0xffffffff INFO: [APUAPC] D11_APC_1: 0xffffffff INFO: [APUAPC] D11_APC_2: 0x3fffff INFO: [APUAPC] D11_APC_3: 0x0 INFO: [APUAPC] D12_APC_0: 0xffffffff INFO: [APUAPC] D12_APC_1: 0xffffffff INFO: [APUAPC] D12_APC_2: 0x3fffff INFO: [APUAPC] D12_APC_3: 0x0 INFO: [APUAPC] D13_APC_0: 0xffffffff INFO: [APUAPC] D13_APC_1: 0xffffffff INFO: [APUAPC] D13_APC_2: 0x3fffff INFO: [APUAPC] D13_APC_3: 0x0 INFO: [APUAPC] D14_APC_0: 0xffffffff INFO: [APUAPC] D14_APC_1: 0xffffffff INFO: [APUAPC] D14_APC_2: 0x3fffff INFO: [APUAPC] D14_APC_3: 0x0 INFO: [APUAPC] D15_APC_0: 0xffffffff INFO: [APUAPC] D15_APC_1: 0xffffffff INFO: [APUAPC] D15_APC_2: 0x3fffff INFO: [APUAPC] D15_APC_3: 0x0 INFO: [APUAPC] APC_CON: 0x4 INFO: [NOCDAPC] D0_APC_0: 0x0 INFO: [NOCDAPC] D0_APC_1: 0x0 INFO: [NOCDAPC] D1_APC_0: 0x0 INFO: [NOCDAPC] D1_APC_1: 0xfff INFO: [NOCDAPC] D2_APC_0: 0x0 INFO: [NOCDAPC] D2_APC_1: 0xfff INFO: [NOCDAPC] D3_APC_0: 0x0 INFO: [NOCDAPC] D3_APC_1: 0xfff INFO: [NOCDAPC] D4_APC_0: 0x0 INFO: [NOCDAPC] D4_APC_1: 0xfff INFO: [NOCDAPC] D5_APC_0: 0x0 INFO: [NOCDAPC] D5_APC_1: 0xfff INFO: [NOCDAPC] D6_APC_0: 0x0 INFO: [NOCDAPC] D6_APC_1: 0xfff INFO: [NOCDAPC] D7_APC_0: 0x0 INFO: [NOCDAPC] D7_APC_1: 0xfff INFO: [NOCDAPC] D8_APC_0: 0x0 INFO: [NOCDAPC] D8_APC_1: 0xfff INFO: [NOCDAPC] D9_APC_0: 0x0 INFO: [NOCDAPC] D9_APC_1: 0xfff INFO: [NOCDAPC] D10_APC_0: 0x0 INFO: [NOCDAPC] D10_APC_1: 0xfff INFO: [NOCDAPC] D11_APC_0: 0x0 INFO: [NOCDAPC] D11_APC_1: 0xfff INFO: [NOCDAPC] D12_APC_0: 0x0 INFO: [NOCDAPC] D12_APC_1: 0xfff INFO: [NOCDAPC] D13_APC_0: 0x0 INFO: [NOCDAPC] D13_APC_1: 0xfff INFO: [NOCDAPC] D14_APC_0: 0x0 INFO: [NOCDAPC] D14_APC_1: 0xfff INFO: [NOCDAPC] D15_APC_0: 0x0 INFO: [NOCDAPC] D15_APC_1: 0xfff INFO: [NOCDAPC] APC_CON: 0x4 INFO: [APUAPC] set_apusys_apc done INFO: [DEVAPC] devapc_init done INFO: GICv3 without legacy support detected. INFO: ARM GICv3 driver initialized in EL3 INFO: Maximum SPI INTID supported: 639 INFO: BL31: Initializing runtime services WARNING: BL31: cortex_a55: CPU workaround for 1530923 was missing! INFO: SPM: enable CPC mode INFO: mcdi ready for mcusys-off-idle and system suspend INFO: BL31: Preparing for EL3 exit to normal world INFO: Entry point address = 0x80000000 INFO: SPSR = 0x8 Starting depthcharge on Spherion... Wipe memory regions: [0x00000040000000, 0x00000054600000) [0x00000054660000, 0x00000080000000) [0x000000821a7280, 0x000000ffe64000) [0x00000100000000, 0x00000240000000) Initializing XHCI USB controller at 0x11200000. [firmware-asurada-13885.B-collabora] Dec 7 2021 09:38:38 asurada: tftpboot 192.168.201.1 14864641/tftp-deploy-ttb4uouz/kernel/image.ittp-deploy-ttb4uouz/kernel/cmdline Waiting for link R8152: Initializing Version 9 (ocp_data = 6010) R8152: Done initializing Adding net device done. MAC: 00:e0:4c:78:7a:aa Sending DHCP discover... done. Waiting for reply... done. Sending DHCP request... done. Waiting for reply... done. My ip is 192.168.201.12 The DHCP server ip is 192.168.201.1 TFTP server IP predefined by user: 192.168.201.1 Bootfile predefined by user: 14864641/tftp-deploy-ttb4uouz/kernel/image.itb Sending tftp read request... done. Waiting for the transfer... 00000000 ################################################################ 00080000 ################################################################ 00100000 ################################################################ 00180000 ################################################################ 00200000 ################################################################ 00280000 ################################################################ 00300000 ################################################################ 00380000 ################################################################ 00400000 ################################################################ 00480000 ################################################################ 00500000 ################################################################ 00580000 ################################################################ 00600000 ################################################################ 00680000 ################################################################ 00700000 ################################################################ 00780000 ################################################################ 00800000 ################################################################ 00880000 ################################################################ 00900000 ################################################################ 00980000 ################################################################ 00a00000 ################################################################ 00a80000 ################################################################ 00b00000 ################################################################ 00b80000 ################################################################ 00c00000 ################################################################ 00c80000 ################################################################ 00d00000 ################################################################ 00d80000 ################################################################ 00e00000 ################################################################ 00e80000 ################################################################ 00f00000 ################################################################ 00f80000 ################################################################ 01000000 ################################################################ 01080000 ################################################################ 01100000 ################################################################ 01180000 ################################################################ 01200000 ################################################################ 01280000 ################################################################ 01300000 ################################################################ 01380000 ################################################################ 01400000 ################################################################ 01480000 ################################################################ 01500000 ################################################################ 01580000 ################################################################ 01600000 ################################################################ 01680000 ################################################################ 01700000 ################################################################ 01780000 ################################################################ 01800000 ################################################################ 01880000 ################################################################ 01900000 ################################################################ 01980000 ################################################################ 01a00000 ################################################################ 01a80000 ################################################################ 01b00000 ################################################################ 01b80000 ################################################################ 01c00000 ################################################################ 01c80000 ################################################################ 01d00000 ################################################################ 01d80000 ################################################################ 01e00000 ################################################################ 01e80000 ################################################################ 01f00000 ################################################################ 01f80000 ################################################################ 02000000 ################################################################ 02080000 ################################################################ 02100000 ################################################################ 02180000 ################################################################ 02200000 ################################################################ 02280000 ################################################################ 02300000 ################################################################ 02380000 ################################################################ 02400000 ################################################################ 02480000 ################################################################ 02500000 ################################################################ 02580000 ################################################################ 02600000 ################################################################ 02680000 ################################################################ 02700000 ################################################################ 02780000 ################################################################ 02800000 ################################################################ 02880000 ################################################################ 02900000 ################################################################ 02980000 ################################################################ 02a00000 ################################################################ 02a80000 ################################################################ 02b00000 ################################################################ 02b80000 ################################################################ 02c00000 ################################################################ 02c80000 ################################################################ 02d00000 ################################################################ 02d80000 ################################################################ 02e00000 ################################################################ 02e80000 ################################################################ 02f00000 ################################################################ 02f80000 ################################################################ 03000000 ################################################################ 03080000 ################################################################ 03100000 ################################################################ 03180000 ################################################################ 03200000 ################################################################ 03280000 ################################################################ 03300000 ################################################################ 03380000 ############################################## done. The bootfile was 54375530 bytes long. Sending tftp read request... done. Waiting for the transfer... 00000000 # done. Command line loaded dynamically from TFTP file: 14864641/tftp-deploy-ttb4uouz/kernel/cmdline The command line is: console_msg_format=syslog earlycon deferred_probe_timeout=60 console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1 Loading FIT. Image ramdisk-1 has 41207950 bytes. Image fdt-1 has 47258 bytes. Image kernel-1 has 13118294 bytes. Compat preference: google,spherion-rev2-sku1 google,spherion-rev2 google,spherion-sku1 google,spherion Config conf-1 (default), kernel kernel-1, fdt fdt-1, ramdisk ramdisk-1, compat google,spherion-rev3 google,spherion-rev2 (match) google,spherion-rev1 google,spherion-rev0 google,spherion mediatek,mt8192 Choosing best match conf-1 for compat google,spherion-rev2. Connected to device vid:did:rid of 1ae0:0028:00 tpm_get_response: command 0x17b, return code 0x0 ec_init: CrosEC protocol v3 supported (256, 248) tpm_cleanup: add release locality here. Shutting down all USB controllers. Removing current net device Exiting depthcharge with code 4 at timestamp: 63541753 LZMA decompressing kernel-1 to 0x821a6718 LZMA decompressing kernel-1 to 0x40000000 jumping to kernel [ 0.000000] Booting Linux on physical CPU 0x0000000000 [0x412fd050] [ 0.000000] Linux version 6.1.96-cip24 (KernelCI@build-j270465-arm64-gcc-12-defconfig-arm64-chromebook-hjsv4) (aarch64-linux-gnu-gcc (Debian 12.2.0-14) 12.2.0, GNU ld (GNU Binutils for Debian) 2.40) #1 SMP PREEMPT Wed Jul 17 11:18:13 UTC 2024 [ 0.000000] random: crng init done [ 0.000000] Machine model: Google Spherion (rev0 - 3) [ 0.000000] efi: UEFI not found. [ 0.000000] Reserved memory: created DMA memory pool at 0x0000000050000000, size 41 MiB [ 0.000000] OF: reserved mem: initialized node scp@50000000, compatible id shared-dma-pool [ 0.000000] software IO TLB: Reserved memory: created restricted DMA pool at 0x00000000c0000000, size 64 MiB [ 0.000000] OF: reserved mem: initialized node wifi@c0000000, compatible id restricted-dma-pool [ 0.000000] earlycon: mtk8250 at MMIO32 0x0000000011002000 (options '115200n8') [ 0.000000] printk: bootconsole [mtk8250] enabled [ 0.000000] NUMA: No NUMA configuration found [ 0.000000] NUMA: Faking a node at [mem 0x0000000040000000-0x000000023fffffff] [ 0.000000] NUMA: NODE_DATA [mem 0x23efd1a00-0x23efd3fff] [ 0.000000] Zone ranges: [ 0.000000] DMA [mem 0x0000000040000000-0x00000000ffffffff] [ 0.000000] DMA32 empty [ 0.000000] Normal [mem 0x0000000100000000-0x000000023fffffff] [ 0.000000] Movable zone start for each node [ 0.000000] Early memory node ranges [ 0.000000] node 0: [mem 0x0000000040000000-0x000000004fffffff] [ 0.000000] node 0: [mem 0x0000000050000000-0x00000000528fffff] [ 0.000000] node 0: [mem 0x0000000052900000-0x00000000545fffff] [ 0.000000] node 0: [mem 0x0000000054700000-0x00000000ffdfffff] [ 0.000000] node 0: [mem 0x0000000100000000-0x000000023fffffff] [ 0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000023fffffff] [ 0.000000] On node 0, zone DMA: 256 pages in unavailable ranges [ 0.000000] On node 0, zone Normal: 512 pages in unavailable ranges [ 0.000000] cma: Reserved 32 MiB at 0x00000000fde00000 [ 0.000000] psci: probing for conduit method from DT. [ 0.000000] psci: PSCIv1.1 detected in firmware. [ 0.000000] psci: Using standard PSCI v0.2 function IDs [ 0.000000] psci: MIGRATE_INFO_TYPE not supported. [ 0.000000] psci: SMC Calling Convention v1.2 [ 0.000000] percpu: Embedded 21 pages/cpu s48296 r8192 d29528 u86016 [ 0.000000] Detected VIPT I-cache on CPU0 [ 0.000000] CPU features: detected: GIC system register CPU interface [ 0.000000] CPU features: detected: Virtualization Host Extensions [ 0.000000] CPU features: kernel page table isolation forced ON by KASLR [ 0.000000] CPU features: detected: Kernel page table isolation (KPTI) [ 0.000000] CPU features: detected: Qualcomm erratum 1009, or ARM erratum 1286807, 2441009 [ 0.000000] CPU features: detected: ARM errata 1165522, 1319367, or 1530923 [ 0.000000] alternatives: applying boot alternatives [ 0.000000] Fallback order for Node 0: 0 [ 0.000000] Built 1 zonelists, mobility grouping on. Total pages: 2063616 [ 0.000000] Policy zone: Normal [ 0.000000] Kernel command line: console_msg_format=syslog earlycon deferred_probe_timeout=60 console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1 <5>[ 0.000000] Unknown kernel command line parameters "tftpserverip=192.168.201.1", will be passed to user space. <6>[ 0.000000] Dentry cache hash table entries: 1048576 (order: 11, 8388608 bytes, linear) <6>[ 0.000000] Inode-cache hash table entries: 524288 (order: 10, 4194304 bytes, linear) <6>[ 0.000000] mem auto-init: stack:all(zero), heap alloc:off, heap free:off <6>[ 0.000000] software IO TLB: area num 8. <6>[ 0.000000] software IO TLB: mapped [mem 0x00000000f9e00000-0x00000000fde00000] (64MB) <6>[ 0.000000] Memory: 7923820K/8385536K available (18112K kernel code, 4120K rwdata, 22640K rodata, 8512K init, 615K bss, 428948K reserved, 32768K cma-reserved) <6>[ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=8, Nodes=1 <6>[ 0.000000] rcu: Preemptible hierarchical RCU implementation. <6>[ 0.000000] rcu: RCU event tracing is enabled. <6>[ 0.000000] rcu: RCU restricting CPUs from NR_CPUS=256 to nr_cpu_ids=8. <6>[ 0.000000] Trampoline variant of Tasks RCU enabled. <6>[ 0.000000] Tracing variant of Tasks RCU enabled. <6>[ 0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies. <6>[ 0.000000] rcu: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=8 <6>[ 0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0 <6>[ 0.000000] GICv3: GIC: Using split EOI/Deactivate mode <6>[ 0.000000] GICv3: 608 SPIs implemented <6>[ 0.000000] GICv3: 0 Extended SPIs implemented <6>[ 0.000000] Root IRQ handler: gic_handle_irq <6>[ 0.000000] GICv3: GICv3 features: 16 PPIs <6>[ 0.000000] GICv3: CPU0: found redistributor 0 region 0:0x000000000c040000 <6>[ 0.000000] GICv3: GIC: PPI partition interrupt-partition-0[0] { /cpus/cpu@0[0] /cpus/cpu@100[1] /cpus/cpu@200[2] /cpus/cpu@300[3] } <6>[ 0.000000] GICv3: GIC: PPI partition interrupt-partition-1[1] { /cpus/cpu@400[4] /cpus/cpu@500[5] /cpus/cpu@600[6] /cpus/cpu@700[7] } <6>[ 0.000000] rcu: srcu_init: Setting srcu_struct sizes based on contention. <6>[ 0.000000] arch_timer: cp15 timer(s) running at 13.00MHz (phys). <6>[ 0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x2ff89eacb, max_idle_ns: 440795202429 ns <6>[ 0.000001] sched_clock: 56 bits at 13MHz, resolution 76ns, wraps every 4398046511101ns <6>[ 0.009231] Console: colour dummy device 80x25 <6>[ 0.013965] Calibrating delay loop (skipped), value calculated using timer frequency.. 26.00 BogoMIPS (lpj=52000) <6>[ 0.024471] pid_max: default: 32768 minimum: 301 <6>[ 0.029373] LSM: Security Framework initializing <6>[ 0.034311] Mount-cache hash table entries: 16384 (order: 5, 131072 bytes, linear) <6>[ 0.042125] Mountpoint-cache hash table entries: 16384 (order: 5, 131072 bytes, linear) <6>[ 0.051565] cblist_init_generic: Setting adjustable number of callback queues. <6>[ 0.059007] cblist_init_generic: Setting shift to 3 and lim to 1. <6>[ 0.065347] cblist_init_generic: Setting adjustable number of callback queues. <6>[ 0.072773] cblist_init_generic: Setting shift to 3 and lim to 1. <6>[ 0.079174] rcu: Hierarchical SRCU implementation. <6>[ 0.084220] rcu: Max phase no-delay instances is 1000. <6>[ 0.091240] EFI services will not be available. <6>[ 0.096199] smp: Bringing up secondary CPUs ... <6>[ 0.101251] Detected VIPT I-cache on CPU1 <6>[ 0.101323] GICv3: CPU1: found redistributor 100 region 0:0x000000000c060000 <6>[ 0.101356] CPU1: Booted secondary processor 0x0000000100 [0x412fd050] <6>[ 0.101701] Detected VIPT I-cache on CPU2 <6>[ 0.101755] GICv3: CPU2: found redistributor 200 region 0:0x000000000c080000 <6>[ 0.101773] CPU2: Booted secondary processor 0x0000000200 [0x412fd050] <6>[ 0.102034] Detected VIPT I-cache on CPU3 <6>[ 0.102083] GICv3: CPU3: found redistributor 300 region 0:0x000000000c0a0000 <6>[ 0.102098] CPU3: Booted secondary processor 0x0000000300 [0x412fd050] <6>[ 0.102402] CPU features: detected: Spectre-v4 <6>[ 0.102409] CPU features: detected: Spectre-BHB <6>[ 0.102415] Detected PIPT I-cache on CPU4 <6>[ 0.102476] GICv3: CPU4: found redistributor 400 region 0:0x000000000c0c0000 <6>[ 0.102494] CPU4: Booted secondary processor 0x0000000400 [0x414fd0b0] <6>[ 0.102788] Detected PIPT I-cache on CPU5 <6>[ 0.102850] GICv3: CPU5: found redistributor 500 region 0:0x000000000c0e0000 <6>[ 0.102866] CPU5: Booted secondary processor 0x0000000500 [0x414fd0b0] <6>[ 0.103149] Detected PIPT I-cache on CPU6 <6>[ 0.103216] GICv3: CPU6: found redistributor 600 region 0:0x000000000c100000 <6>[ 0.103232] CPU6: Booted secondary processor 0x0000000600 [0x414fd0b0] <6>[ 0.103531] Detected PIPT I-cache on CPU7 <6>[ 0.103597] GICv3: CPU7: found redistributor 700 region 0:0x000000000c120000 <6>[ 0.103613] CPU7: Booted secondary processor 0x0000000700 [0x414fd0b0] <6>[ 0.103662] smp: Brought up 1 node, 8 CPUs <6>[ 0.244918] SMP: Total of 8 processors activated. <6>[ 0.249870] CPU features: detected: 32-bit EL0 Support <6>[ 0.255232] CPU features: detected: Data cache clean to the PoU not required for I/D coherence <6>[ 0.264088] CPU features: detected: Common not Private translations <6>[ 0.270564] CPU features: detected: CRC32 instructions <6>[ 0.275915] CPU features: detected: RCpc load-acquire (LDAPR) <6>[ 0.281875] CPU features: detected: LSE atomic instructions <6>[ 0.287657] CPU features: detected: Privileged Access Never <6>[ 0.293436] CPU features: detected: RAS Extension Support <6>[ 0.299045] CPU features: detected: Speculative Store Bypassing Safe (SSBS) <6>[ 0.306265] CPU: All CPU(s) started at EL2 <6>[ 0.310608] alternatives: applying system-wide alternatives <6>[ 0.321489] devtmpfs: initialized <6>[ 0.330299] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns <6>[ 0.340258] futex hash table entries: 2048 (order: 5, 131072 bytes, linear) <6>[ 0.348518] pinctrl core: initialized pinctrl subsystem <6>[ 0.355244] DMI not present or invalid. <6>[ 0.359659] NET: Registered PF_NETLINK/PF_ROUTE protocol family <6>[ 0.366558] DMA: preallocated 1024 KiB GFP_KERNEL pool for atomic allocations <6>[ 0.374149] DMA: preallocated 1024 KiB GFP_KERNEL|GFP_DMA pool for atomic allocations <6>[ 0.382378] DMA: preallocated 1024 KiB GFP_KERNEL|GFP_DMA32 pool for atomic allocations <6>[ 0.390622] audit: initializing netlink subsys (disabled) <5>[ 0.396319] audit: type=2000 audit(0.280:1): state=initialized audit_enabled=0 res=1 <6>[ 0.397061] thermal_sys: Registered thermal governor 'step_wise' <6>[ 0.404287] thermal_sys: Registered thermal governor 'power_allocator' <6>[ 0.410541] cpuidle: using governor menu <6>[ 0.421499] NET: Registered PF_QIPCRTR protocol family <6>[ 0.426999] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers. <6>[ 0.434098] ASID allocator initialised with 32768 entries <6>[ 0.440675] Serial: AMBA PL011 UART driver <4>[ 0.450410] Trying to register duplicate clock ID: 134 <6>[ 0.511795] KASLR enabled <6>[ 0.519464] HugeTLB: registered 1.00 GiB page size, pre-allocated 0 pages <6>[ 0.526477] HugeTLB: 0 KiB vmemmap can be freed for a 1.00 GiB page <6>[ 0.532965] HugeTLB: registered 32.0 MiB page size, pre-allocated 0 pages <6>[ 0.539969] HugeTLB: 0 KiB vmemmap can be freed for a 32.0 MiB page <6>[ 0.546457] HugeTLB: registered 2.00 MiB page size, pre-allocated 0 pages <6>[ 0.553459] HugeTLB: 0 KiB vmemmap can be freed for a 2.00 MiB page <6>[ 0.559945] HugeTLB: registered 64.0 KiB page size, pre-allocated 0 pages <6>[ 0.566951] HugeTLB: 0 KiB vmemmap can be freed for a 64.0 KiB page <6>[ 0.574489] ACPI: Interpreter disabled. <6>[ 0.580930] iommu: Default domain type: Translated <6>[ 0.586040] iommu: DMA domain TLB invalidation policy: strict mode <5>[ 0.592689] SCSI subsystem initialized <6>[ 0.596855] usbcore: registered new interface driver usbfs <6>[ 0.602584] usbcore: registered new interface driver hub <6>[ 0.608131] usbcore: registered new device driver usb <6>[ 0.614235] pps_core: LinuxPPS API ver. 1 registered <6>[ 0.619431] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <6>[ 0.628772] PTP clock support registered <6>[ 0.633017] EDAC MC: Ver: 3.0.0 <6>[ 0.638187] FPGA manager framework <6>[ 0.641864] Advanced Linux Sound Architecture Driver Initialized. <6>[ 0.648649] vgaarb: loaded <6>[ 0.651810] clocksource: Switched to clocksource arch_sys_counter <5>[ 0.658249] VFS: Disk quotas dquot_6.6.0 <6>[ 0.662436] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes) <6>[ 0.669623] pnp: PnP ACPI: disabled <6>[ 0.676311] NET: Registered PF_INET protocol family <6>[ 0.681904] IP idents hash table entries: 131072 (order: 8, 1048576 bytes, linear) <6>[ 0.694252] tcp_listen_portaddr_hash hash table entries: 4096 (order: 4, 65536 bytes, linear) <6>[ 0.703068] Table-perturb hash table entries: 65536 (order: 6, 262144 bytes, linear) <6>[ 0.711039] TCP established hash table entries: 65536 (order: 7, 524288 bytes, linear) <6>[ 0.719743] TCP bind hash table entries: 65536 (order: 9, 2097152 bytes, linear) <6>[ 0.729499] TCP: Hash tables configured (established 65536 bind 65536) <6>[ 0.736361] UDP hash table entries: 4096 (order: 5, 131072 bytes, linear) <6>[ 0.743557] UDP-Lite hash table entries: 4096 (order: 5, 131072 bytes, linear) <6>[ 0.751259] NET: Registered PF_UNIX/PF_LOCAL protocol family <6>[ 0.757393] RPC: Registered named UNIX socket transport module. <6>[ 0.763549] RPC: Registered udp transport module. <6>[ 0.768484] RPC: Registered tcp transport module. <6>[ 0.773417] RPC: Registered tcp NFSv4.1 backchannel transport module. <6>[ 0.780086] PCI: CLS 0 bytes, default 64 <6>[ 0.784416] Unpacking initramfs... <6>[ 0.796325] hw perfevents: enabled with armv8_cortex_a55 PMU driver, 7 counters available <6>[ 0.804970] hw perfevents: enabled with armv8_cortex_a76 PMU driver, 7 counters available <6>[ 0.813809] kvm [1]: IPA Size Limit: 40 bits <6>[ 0.818337] kvm [1]: GICv3: no GICV resource entry <6>[ 0.823354] kvm [1]: disabling GICv2 emulation <6>[ 0.828041] kvm [1]: GIC system register CPU interface enabled <6>[ 0.835879] kvm [1]: vgic interrupt IRQ18 <6>[ 0.840259] kvm [1]: VHE mode initialized successfully <5>[ 0.846622] Initialise system trusted keyrings <6>[ 0.851437] workingset: timestamp_bits=42 max_order=21 bucket_order=0 <6>[ 0.861359] squashfs: version 4.0 (2009/01/31) Phillip Lougher <5>[ 0.867749] NFS: Registering the id_resolver key type <5>[ 0.873045] Key type id_resolver registered <5>[ 0.877459] Key type id_legacy registered <6>[ 0.881735] nfs4filelayout_init: NFSv4 File Layout Driver Registering... <6>[ 0.888659] nfs4flexfilelayout_init: NFSv4 Flexfile Layout Driver Registering... <6>[ 0.896381] 9p: Installing v9fs 9p2000 file system support <5>[ 0.934078] Key type asymmetric registered <5>[ 0.938407] Asymmetric key parser 'x509' registered <6>[ 0.943538] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 243) <6>[ 0.951152] io scheduler mq-deadline registered <6>[ 0.955936] io scheduler kyber registered <6>[ 0.972889] EINJ: ACPI disabled. <4>[ 0.999136] mtk-power-controller 10006000.syscon:power-controller: supply domain not found, using dummy regulator <4>[ 1.009767] mtk-power-controller 10006000.syscon:power-controller: supply domain not found, using dummy regulator <6>[ 1.030752] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled <6>[ 1.038801] printk: console [ttyS0] disabled <6>[ 1.063450] 11002000.serial: ttyS0 at MMIO 0x11002000 (irq = 255, base_baud = 1625000) is a ST16650V2 <6>[ 1.072924] printk: console [ttyS0] enabled <6>[ 1.072924] printk: console [ttyS0] enabled <6>[ 1.081818] printk: bootconsole [mtk8250] disabled <6>[ 1.081818] printk: bootconsole [mtk8250] disabled <6>[ 1.093077] SuperH (H)SCI(F) driver initialized <6>[ 1.098357] msm_serial: driver initialized <6>[ 1.107353] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ovl@14005000 <6>[ 1.115902] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ovl@14006000 <6>[ 1.124444] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/rdma@14007000 <6>[ 1.133073] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/color@14009000 <6>[ 1.141781] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ccorr@1400a000 <6>[ 1.150496] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/aal@1400b000 <6>[ 1.159037] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/gamma@1400c000 <6>[ 1.167861] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/ovl@14014000 <6>[ 1.176408] mediatek-drm mediatek-drm.1.auto: Adding component match for /soc/rdma@14015000 <6>[ 1.191976] loop: module loaded <6>[ 1.198024] vgpu11_sshub: Bringing 400000uV into 575000-575000uV <4>[ 1.221392] mtk-pmic-keys: Failed to locate of_node [id: -1] <6>[ 1.228239] megasas: 07.719.03.00-rc1 <6>[ 1.237853] spi-nor spi2.0: w25q64jwm (8192 Kbytes) <6>[ 1.251196] tpm_tis_spi spi1.0: TPM ready IRQ confirmed on attempt 2 <6>[ 1.267972] tpm_tis_spi spi1.0: 2.0 TPM (device-id 0x28, rev-id 0) <6>[ 1.318603] tpm_tis_spi spi1.0: Cr50 firmware version: B2-C:0 RO_B:0.0.12/9eb618de RW_B:0.6.171/cr50_v3.94_pp.126-3593b <6>[ 2.522891] Freeing initrd memory: 40236K <6>[ 2.534714] mtk-spi-nor 11234000.spi: spi frequency: 52000000 Hz <6>[ 2.545660] tun: Universal TUN/TAP device driver, 1.6 <6>[ 2.551726] thunder_xcv, ver 1.0 <6>[ 2.555232] thunder_bgx, ver 1.0 <6>[ 2.558749] nicpf, ver 1.0 <6>[ 2.562766] hns3: Hisilicon Ethernet Network Driver for Hip08 Family - version <6>[ 2.570243] hns3: Copyright (c) 2017 Huawei Corporation. <6>[ 2.575833] hclge is initializing <6>[ 2.579404] e1000: Intel(R) PRO/1000 Network Driver <6>[ 2.584534] e1000: Copyright (c) 1999-2006 Intel Corporation. <6>[ 2.590548] e1000e: Intel(R) PRO/1000 Network Driver <6>[ 2.595763] e1000e: Copyright(c) 1999 - 2015 Intel Corporation. <6>[ 2.601950] igb: Intel(R) Gigabit Ethernet Network Driver <6>[ 2.607600] igb: Copyright (c) 2007-2014 Intel Corporation. <6>[ 2.613436] igbvf: Intel(R) Gigabit Virtual Function Network Driver <6>[ 2.619954] igbvf: Copyright (c) 2009 - 2012 Intel Corporation. <6>[ 2.626416] sky2: driver version 1.30 <6>[ 2.631346] usbcore: registered new device driver r8152-cfgselector <6>[ 2.637884] usbcore: registered new interface driver r8152 <6>[ 2.643706] VFIO - User Level meta-driver version: 0.3 <6>[ 2.651934] usbcore: registered new interface driver usb-storage <6>[ 2.658381] usbcore: registered new device driver onboard-usb-hub <6>[ 2.667532] mt6397-rtc mt6359-rtc: registered as rtc0 <6>[ 2.672998] mt6397-rtc mt6359-rtc: setting system clock to 2024-07-17T11:37:13 UTC (1721216233) <6>[ 2.682563] i2c_dev: i2c /dev entries driver <4>[ 2.694722] cpu cpu0: supply cpu not found, using dummy regulator <4>[ 2.701149] cpu cpu1: supply cpu not found, using dummy regulator <4>[ 2.707578] cpu cpu2: supply cpu not found, using dummy regulator <4>[ 2.713982] cpu cpu3: supply cpu not found, using dummy regulator <4>[ 2.720378] cpu cpu4: supply cpu not found, using dummy regulator <4>[ 2.726777] cpu cpu5: supply cpu not found, using dummy regulator <4>[ 2.733172] cpu cpu6: supply cpu not found, using dummy regulator <4>[ 2.739587] cpu cpu7: supply cpu not found, using dummy regulator <6>[ 2.761228] cpu cpu0: EM: created perf domain <6>[ 2.766143] cpu cpu4: EM: created perf domain <6>[ 2.771743] sdhci: Secure Digital Host Controller Interface driver <6>[ 2.778176] sdhci: Copyright(c) Pierre Ossman <6>[ 2.783137] Synopsys Designware Multimedia Card Interface Driver <6>[ 2.789775] sdhci-pltfm: SDHCI platform and OF driver helper <6>[ 2.789829] mmc0: CQHCI version 5.10 <6>[ 2.799834] ledtrig-cpu: registered to indicate activity on CPUs <6>[ 2.806815] SMCCC: SOC_ID: ID = jep106:0426:8192 Revision = 0x00000000 <6>[ 2.813868] usbcore: registered new interface driver usbhid <6>[ 2.819690] usbhid: USB HID core driver <6>[ 2.823901] spi_master spi0: will run message pump with realtime priority <6>[ 2.865968] input: cros_ec as /devices/platform/soc/11010000.spi/spi_master/spi0/spi0.0/11010000.spi:ec@0:keyboard-controller/input/input0 <6>[ 2.881353] input: cros_ec_buttons as /devices/platform/soc/11010000.spi/spi_master/spi0/spi0.0/11010000.spi:ec@0:keyboard-controller/input/input1 <6>[ 2.894107] mtk-msdc 11f60000.mmc: Final PAD_DS_TUNE: 0x16414 <6>[ 2.896241] cros-ec-spi spi0.0: Chrome EC device registered <6>[ 2.906758] mmc0: Command Queue Engine enabled <6>[ 2.911478] mmc0: new HS400 Enhanced strobe MMC card at address 0001 <6>[ 2.918985] mmcblk0: mmc0:0001 DA4128 116 GiB <6>[ 2.920096] mt6359-sound mt6359-sound: mt6359_parse_dt() failed to read mic-type-1, use default (0) <6>[ 2.927715] mmcblk0: p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 <6>[ 2.934004] NET: Registered PF_PACKET protocol family <6>[ 2.939966] mmcblk0boot0: mmc0:0001 DA4128 4.00 MiB <6>[ 2.944302] 9pnet: Installing 9P2000 support <6>[ 2.950169] mmcblk0boot1: mmc0:0001 DA4128 4.00 MiB <5>[ 2.953987] Key type dns_resolver registered <6>[ 2.959915] mmcblk0rpmb: mmc0:0001 DA4128 16.0 MiB, chardev (507:0) <6>[ 2.964317] registered taskstats version 1 <5>[ 2.974613] Loading compiled-in X.509 certificates <4>[ 2.996085] mtk-power-controller 10006000.syscon:power-controller: supply domain not found, using dummy regulator <4>[ 3.006807] mtk-power-controller 10006000.syscon:power-controller: supply domain not found, using dummy regulator <6>[ 3.027238] xhci-mtk 11200000.usb: uwk - reg:0x420, version:102 <6>[ 3.034051] xhci-mtk 11200000.usb: xHCI Host Controller <6>[ 3.039551] xhci-mtk 11200000.usb: new USB bus registered, assigned bus number 1 <6>[ 3.047413] xhci-mtk 11200000.usb: hcc params 0x01400f99 hci version 0x110 quirks 0x0000000000210010 <6>[ 3.056844] xhci-mtk 11200000.usb: irq 271, io mem 0x11200000 <6>[ 3.063041] xhci-mtk 11200000.usb: xHCI Host Controller <6>[ 3.068532] xhci-mtk 11200000.usb: new USB bus registered, assigned bus number 2 <6>[ 3.076185] xhci-mtk 11200000.usb: Host supports USB 3.1 Enhanced SuperSpeed <6>[ 3.084100] hub 1-0:1.0: USB hub found <6>[ 3.088117] hub 1-0:1.0: 1 port detected <6>[ 3.092404] usb usb2: We don't know the algorithms for LPM for this host, disabling LPM. <6>[ 3.101215] hub 2-0:1.0: USB hub found <6>[ 3.105235] hub 2-0:1.0: 1 port detected <6>[ 3.113551] mtk-msdc 11f70000.mmc: Got CD GPIO <6>[ 3.123647] mtk-iommu 1401d000.m4u: bound 14003000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.132026] mtk-iommu 1401d000.m4u: bound 14004000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.140367] mtk-iommu 1401d000.m4u: bound 1f002000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.148713] mtk-iommu 1401d000.m4u: bound 1602e000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.157053] mtk-iommu 1401d000.m4u: bound 1600d000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.165393] mtk-iommu 1401d000.m4u: bound 17010000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.173733] mtk-iommu 1401d000.m4u: bound 1502e000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.182072] mtk-iommu 1401d000.m4u: bound 1582e000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.190410] mtk-iommu 1401d000.m4u: bound 1a001000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.198748] mtk-iommu 1401d000.m4u: bound 1a002000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.207087] mtk-iommu 1401d000.m4u: bound 1a00f000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.215435] mtk-iommu 1401d000.m4u: bound 1a010000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.223774] mtk-iommu 1401d000.m4u: bound 1a011000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.232112] mtk-iommu 1401d000.m4u: bound 1b10f000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.240451] mtk-iommu 1401d000.m4u: bound 1b00f000.larb (ops mtk_smi_larb_component_ops) <6>[ 3.249154] mediatek-disp-ovl 14005000.ovl: Adding to iommu group 0 <6>[ 3.256150] mediatek-disp-ovl 14006000.ovl: Adding to iommu group 0 <6>[ 3.262905] mediatek-disp-ovl 14014000.ovl: Adding to iommu group 0 <6>[ 3.269700] mediatek-disp-rdma 14007000.rdma: Adding to iommu group 0 <6>[ 3.276633] mediatek-disp-rdma 14015000.rdma: Adding to iommu group 0 <6>[ 3.283502] mediatek-drm mediatek-drm.1.auto: bound 14005000.ovl (ops mtk_disp_ovl_component_ops) <6>[ 3.292639] mediatek-drm mediatek-drm.1.auto: bound 14006000.ovl (ops mtk_disp_ovl_component_ops) <6>[ 3.301761] mediatek-drm mediatek-drm.1.auto: bound 14007000.rdma (ops mtk_disp_rdma_component_ops) <6>[ 3.311055] mediatek-drm mediatek-drm.1.auto: bound 14009000.color (ops mtk_disp_color_component_ops) <6>[ 3.320528] mediatek-drm mediatek-drm.1.auto: bound 1400a000.ccorr (ops mtk_disp_ccorr_component_ops) <6>[ 3.329996] mediatek-drm mediatek-drm.1.auto: bound 1400b000.aal (ops mtk_disp_aal_component_ops) <6>[ 3.339116] mediatek-drm mediatek-drm.1.auto: bound 1400c000.gamma (ops mtk_disp_gamma_component_ops) <6>[ 3.348586] mediatek-drm mediatek-drm.1.auto: bound 14014000.ovl (ops mtk_disp_ovl_component_ops) <6>[ 3.357706] mediatek-drm mediatek-drm.1.auto: bound 14015000.rdma (ops mtk_disp_rdma_component_ops) <6>[ 3.367002] mediatek-drm mediatek-drm.1.auto: Not creating crtc 0 because component 14 is disabled or missing <6>[ 3.377162] mediatek-drm mediatek-drm.1.auto: Not creating crtc 0 because component 10 is disabled or missing <6>[ 3.388684] [drm] Initialized mediatek 1.0.0 20150513 for mediatek-drm.1.auto on minor 0 <6>[ 3.516095] usb 1-1: new high-speed USB device number 2 using xhci-mtk <6>[ 3.674018] hub 1-1:1.0: USB hub found <6>[ 3.678545] hub 1-1:1.0: 4 ports detected <6>[ 3.687689] hub 1-1:1.0: USB hub found <6>[ 3.692028] hub 1-1:1.0: 4 ports detected <6>[ 3.796440] usb 2-1: new SuperSpeed USB device number 2 using xhci-mtk <6>[ 3.826066] hub 2-1:1.0: USB hub found <6>[ 3.830574] hub 2-1:1.0: 3 ports detected <6>[ 3.840994] hub 2-1:1.0: USB hub found <6>[ 3.845423] hub 2-1:1.0: 3 ports detected <6>[ 4.008128] usb 1-1.4: new high-speed USB device number 3 using xhci-mtk <6>[ 4.143505] hub 1-1.4:1.0: USB hub found <6>[ 4.148104] hub 1-1.4:1.0: 2 ports detected <6>[ 4.161234] hub 1-1.4:1.0: USB hub found <6>[ 4.165832] hub 1-1.4:1.0: 2 ports detected <6>[ 4.220346] usb 2-1.3: new SuperSpeed USB device number 3 using xhci-mtk <6>[ 4.328749] r8152-cfgselector 2-1.3: reset SuperSpeed USB device number 3 using xhci-mtk <4>[ 4.364800] r8152 2-1.3:1.0: Direct firmware load for rtl_nic/rtl8153b-2.fw failed with error -2 <4>[ 4.373917] r8152 2-1.3:1.0: unable to load firmware patch rtl_nic/rtl8153b-2.fw (-2) <6>[ 4.417648] r8152 2-1.3:1.0 eth0: v1.12.13 <6>[ 4.460100] usb 1-1.4.1: new high-speed USB device number 4 using xhci-mtk <6>[ 4.656033] usb 1-1.4.2: new high-speed USB device number 5 using xhci-mtk <6>[ 6.032401] r8152 2-1.3:1.0 eth0: carrier on <5>[ 6.059889] Sending DHCP requests .., OK <6>[ 8.888246] IP-Config: Got DHCP answer from 192.168.201.1, my address is 192.168.201.12 <6>[ 8.896540] IP-Config: Complete: <6>[ 8.900037] device=eth0, hwaddr=00:e0:4c:78:7a:aa, ipaddr=192.168.201.12, mask=255.255.255.0, gw=192.168.201.1 <6>[ 8.910755] host=mt8192-asurada-spherion-r0-cbg-0, domain=lava-rack, nis-domain=(none) <6>[ 8.919406] bootserver=192.168.201.1, rootserver=192.168.201.1, rootpath= <6>[ 8.919416] nameserver0=192.168.201.1 <6>[ 8.931552] clk: Disabling unused clocks <6>[ 8.937274] ALSA device list: <6>[ 8.940513] No soundcards found. <6>[ 8.948073] Freeing unused kernel memory: 8512K <6>[ 8.953007] Run /init as init process <6>[ 8.981827] NET: Registered PF_INET6 protocol family <6>[ 8.988453] Segment Routing with IPv6 <6>[ 8.992406] In-situ OAM (IOAM) with IPv6 <30>[ 9.006771] systemd[1]: systemd 252.22-1~deb12u1 running in system mode (+PAM +AUDIT +SELINUX +APPARMOR +IMA +SMACK +SECCOMP +GCRYPT -GNUTLS +OPENSSL +ACL +BLKID +CURL +ELFUTILS +FIDO2 +IDN2 -IDN +IPTC +KMOD +LIBCRYPTSETUP +LIBFDISK +PCRE2 -PWQUALITY +P11KIT +QRENCODE +TPM2 +BZIP2 +LZ4 +XZ +ZLIB +ZSTD -BPF_FRAMEWORK -XKBCOMMON +UTMP +SYSVINIT default-hierarchy=unified) <30>[ 9.039822] systemd[1]: Detected architecture arm64. Welcome to Debian GNU/Linux 12 (bookworm)! <30>[ 9.060173] systemd[1]: Hostname set to . <30>[ 9.209433] systemd[1]: Queued start job for default target graphical.target. <30>[ 9.257668] systemd[1]: Created slice system-getty.slice - Slice /system/getty. [ OK ] Created slice system-getty.slice - Slice /system/getty. <30>[ 9.284568] systemd[1]: Created slice system-modprobe.slice - Slice /system/modprobe. [ OK ] Created slice system-modpr…lice - Slice /system/modprobe. <30>[ 9.313579] systemd[1]: Created slice system-serial\x2dgetty.slice - Slice /system/serial-getty. [ OK ] Created slice system-seria… - Slice /system/serial-getty. <30>[ 9.340763] systemd[1]: Created slice user.slice - User and Session Slice. [ OK ] Created slice user.slice - User and Session Slice. <30>[ 9.364266] systemd[1]: Started systemd-ask-password-console.path - Dispatch Password Requests to Console Directory Watch. [ OK ] Started systemd-ask-passwo…quests to Console Directory Watch. <30>[ 9.392329] systemd[1]: Started systemd-ask-password-wall.path - Forward Password Requests to Wall Directory Watch. [ OK ] Started systemd-ask-passwo… Requests to Wall Directory Watch. <30>[ 9.420698] systemd[1]: proc-sys-fs-binfmt_misc.automount - Arbitrary Executable File Formats File System Automount Point was skipped because of an unmet condition check (ConditionPathExists=/proc/sys/fs/binfmt_misc). <30>[ 9.440622] systemd[1]: Expecting device dev-ttyS0.device - /dev/ttyS0... Expecting device dev-ttyS0.device - /dev/ttyS0... <30>[ 9.464515] systemd[1]: Reached target cryptsetup.target - Local Encrypted Volumes. [ OK ] Reached target cryptsetup.…get - Local Encrypted Volumes. <30>[ 9.492600] systemd[1]: Reached target integritysetup.target - Local Integrity Protected Volumes. [ OK ] Reached target integrityse…Local Integrity Protected Volumes. <30>[ 9.520714] systemd[1]: Reached target paths.target - Path Units. [ OK ] Reached target paths.target - Path Units. <30>[ 9.548295] systemd[1]: Reached target remote-fs.target - Remote File Systems. [ OK ] Reached target remote-fs.target - Remote File Systems. <30>[ 9.572116] systemd[1]: Reached target slices.target - Slice Units. [ OK ] Reached target slices.target - Slice Units. <30>[ 9.596567] systemd[1]: Reached target swap.target - Swaps. [ OK ] Reached target swap.target - Swaps. <30>[ 9.620651] systemd[1]: Reached target veritysetup.target - Local Verity Protected Volumes. [ OK ] Reached target veritysetup… - Local Verity Protected Volumes. <30>[ 9.648926] systemd[1]: Listening on systemd-initctl.socket - initctl Compatibility Named Pipe. [ OK ] Listening on systemd-initc… initctl Compatibility Named Pipe. <30>[ 9.678202] systemd[1]: Listening on systemd-journald-audit.socket - Journal Audit Socket. [ OK ] Listening on systemd-journ…socket - Journal Audit Socket. <30>[ 9.704779] systemd[1]: Listening on systemd-journald-dev-log.socket - Journal Socket (/dev/log). [ OK ] Listening on systemd-journ…t - Journal Socket (/dev/log). <30>[ 9.732729] systemd[1]: Listening on systemd-journald.socket - Journal Socket. [ OK ] Listening on systemd-journald.socket - Journal Socket. <30>[ 9.756802] systemd[1]: Listening on systemd-networkd.socket - Network Service Netlink Socket. [ OK ] Listening on systemd-netwo… - Network Service Netlink Socket. <30>[ 9.785591] systemd[1]: Listening on systemd-udevd-control.socket - udev Control Socket. [ OK ] Listening on systemd-udevd….socket - udev Control Socket. <30>[ 9.813265] systemd[1]: Listening on systemd-udevd-kernel.socket - udev Kernel Socket. [ OK ] Listening on systemd-udevd…l.socket - udev Kernel Socket. <30>[ 9.872284] systemd[1]: Mounting dev-hugepages.mount - Huge Pages File System... Mounting dev-hugepages.mount - Huge Pages File System... <30>[ 9.899199] systemd[1]: Mounting dev-mqueue.mount - POSIX Message Queue File System... Mounting dev-mqueue.mount…POSIX Message Queue File System... <30>[ 9.926204] systemd[1]: Mounting sys-kernel-debug.mount - Kernel Debug File System... Mounting sys-kernel-debug.… - Kernel Debug File System... <30>[ 9.952389] systemd[1]: sys-kernel-tracing.mount - Kernel Trace File System was skipped because of an unmet condition check (ConditionPathExists=/sys/kernel/tracing). <30>[ 9.970702] systemd[1]: Starting kmod-static-nodes.service - Create List of Static Device Nodes... Starting kmod-static-nodes…ate List of Static Device Nodes... <30>[ 10.000202] systemd[1]: Starting modprobe@configfs.service - Load Kernel Module configfs... Starting modprobe@configfs…m - Load Kernel Module configfs... <30>[ 10.033333] systemd[1]: Starting modprobe@dm_mod.service - Load Kernel Module dm_mod... Starting modprobe@dm_mod.s…[0m - Load Kernel<6>[ 10.047419] device-mapper: ioctl: 4.47.0-ioctl (2022-07-28) initialised: dm-devel@redhat.com Module dm_mod... <30>[ 10.073428] systemd[1]: Starting modprobe@drm.service - Load Kernel Module drm... Starting modprobe@drm.service - Load Kernel Module drm... <30>[ 10.105373] systemd[1]: Starting modprobe@efi_pstore.service - Load Kernel Module efi_pstore... Starting modprobe@efi_psto…- Load Kernel Module efi_pstore... <30>[ 10.137163] systemd[1]: Starting modprobe@loop.service - Load Kernel Module loop... Starting modprobe@loop.ser…e - Load Kernel Module loop... <30>[ 10.200819] systemd[1]: Starting systemd-journald.service - Journal Service... Starting systemd-journald.service - Journal Service... <30>[ 10.231400] systemd[1]: Starting systemd-modules-load.service - Load Kernel Modules... Starting systemd-modules-l…rvice - Load Kernel Modules... <30>[ 10.259095] systemd[1]: Starting systemd-network-generator.service - Generate network units from Kernel command line... Starting systemd-network-g… units from Kernel command line... <30>[ 10.293182] systemd[1]: Starting systemd-remount-fs.service - Remount Root and Kernel File Systems... Starting systemd-remount-f…nt Root and Kernel File Systems... <30>[ 10.323870] systemd[1]: Starting systemd-udev-trigger.service - Coldplug All udev Devices... Starting systemd-udev-trig…[0m - Coldplug All udev Devices... <30>[ 10.356180] systemd[1]: Started systemd-journald.service - Journal Service. [ OK ] Started systemd-journald.service - Journal Service. [ OK ] Mounted dev-hugepages.mount - Huge Pages File System. [ OK ] Mounted dev-mqueue.mount[…- POSIX Message Queue File System. [ OK ] Mounted sys-kernel-debug.m…nt - Kernel Debug File System. [ OK ] Finished kmod-static-nodes…reate List of Static Device Nodes. [ OK ] Finished modprobe@configfs…[0m - Load Kernel Module configfs. [ OK ] Finished modprobe@dm_mod.s…e - Load Kernel Module dm_mod. [ OK ] Finished modprobe@drm.service - Load Kernel Module drm. [ OK ] Finished modprobe@efi_psto…m - Load Kernel Module efi_pstore. [ OK ] Finished modprobe@loop.service - Load Kernel Module loop. [ OK ] Finished systemd-modules-l…service - Load Kernel Modules. [ OK ] Finished systemd-network-g…rk units from Kernel command line. [FAILED] Failed to start systemd-re…ount Root and Kernel File Systems. See 'systemctl status systemd-remount-fs.service' for details. [ OK ] Finished systemd-udev-trig…e - Coldplug All udev Devices. [ OK ] Reached target network-pre…get - Preparation for Network. Mounting sys-kernel-config…ernel Configuration File System... Starting systemd-journal-f…h Journal to Persistent Storage... <46>[ 10.758726] systemd-journald[182]: Received client request to flush runtime journal. Starting systemd-random-se…ice - Load/Save Random Seed... Starting systemd-sysctl.se…ce - Apply Kernel Variables... Starting systemd-sysusers.…rvice - Create System Users... [ OK ] Mounted sys-kernel-config.… Kernel Configuration File System. [ OK ] Finished systemd-journal-f…ush Journal to Persistent Storage. [ OK ] Finished systemd-random-se…rvice - Load/Save Random Seed. [ OK ] Finished systemd-sysctl.service - Apply Kernel Variables. [ OK ] Finished systemd-sysusers.service - Create System Users. Starting systemd-tmpfiles-…ate Static Device Nodes in /dev... [ OK ] Finished systemd-tmpfiles-…reate Static Device Nodes in /dev. [ OK ] Reached target local-fs-pr…reparation for Local File Systems. [ OK ] Reached target local-fs.target - Local File Systems. Starting systemd-tmpfiles-… Volatile Files and Directories... Starting systemd-udevd.ser…ger for Device Events and Files... [ OK ] Finished systemd-tmpfiles-…te Volatile Files and Directories. Starting systemd-timesyncd… - Network Time Synchronization... Starting systemd-update-ut…rd System Boot/Shutdown in UTMP... [ OK ] Started systemd-udevd.serv…nager for Device Events and Files. [ OK ] Found device dev-ttyS0.device - /dev/ttyS0. [ OK ] Started systemd-timesyncd.…0m - Network Time Synchronization. [ OK ] Finished systemd-update-ut…cord System Boot/Shutdown in UTMP. [ OK ] Reached target sysinit.target - System Initialization. [ OK ] Started systemd-tmpfiles-c… Cleanup of Temporary Directories. [ OK ] Reached target time-set.target - System Time Set. [ OK ] Started fstrim.timer - Discard unused blocks once a week. [ OK ] Reached target timers.target - Timer Units. [ OK ] Listening on dbus.socket[…- D-Bus System Message Bus Socket. [ OK ] Reached target sockets.target - Socket Units. <6>[ 11.539430] mtk-wdt 10007000.watchdog: Watchdog enabled (timeout=31 sec, nowayout=0) <6>[ 11.540124] mtk-pcie-gen3 11230000.pcie: host bridge /soc/pcie@11230000 ranges: <6>[ 11.555199] mtk-pcie-gen3 11230000.pcie: MEM 0x0012000000..0x00127fffff -> 0x0012000000 <6>[ 11.560789] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_runtime_resume() <6>[ 11.563921] mtk-pcie-gen3 11230000.pcie: IO 0x0012800000..0x0012ffffff -> 0x0012800000 <6>[ 11.572058] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_enable_clock() <4>[ 11.588967] mt8192-audio 11210000.syscon:mt8192-afe-pcm: No cache defaults, reading back from HW <6>[ 11.598843] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_runtime_suspend() <6>[ 11.607059] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_afe_disable_clock() <3>[ 11.608160] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 11.623734] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 11.632530] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <6>[ 11.632839] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_dai_adda_register() <6>[ 11.648582] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_dai_pcm_register() <6>[ 11.656491] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mt8192_dai_tdm_register() <6>[ 11.657280] mtk-scp 10500000.scp: assigned reserved memory node scp@50000000 <6>[ 11.664324] mt8192-audio 11210000.syscon:mt8192-afe-pcm: mtk_afe_combine_sub_dai(), num of dai 39 <3>[ 11.681411] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 11.689556] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 11.697728] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <6>[ 11.701311] sbs-battery 5-000b: sbs-battery: battery gas gauge device registered <3>[ 11.705839] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <3>[ 11.721589] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <6>[ 11.728626] remoteproc remoteproc0: scp is available <6>[ 11.730336] mtk-pcie-gen3 11230000.pcie: PCI host bridge to bus 0000:00 <6>[ 11.734990] remoteproc remoteproc0: powering up scp <4>[ 11.738811] sbs-battery 5-000b: I2C adapter does not support I2C_FUNC_SMBUS_READ_BLOCK_DATA. <4>[ 11.738811] Fallback method does not support PEC. <6>[ 11.741895] pci_bus 0000:00: root bus resource [bus 00-ff] <6>[ 11.746950] remoteproc remoteproc0: Booting fw image mediatek/mt8192/scp.img, size 309164 <3>[ 11.755513] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 11.760671] pci_bus 0000:00: root bus resource [mem 0x12000000-0x127fffff] <6>[ 11.767991] mtk-scp 10500000.scp: IPI buf addr 0x000ffdb0 <6>[ 11.775175] pci_bus 0000:00: root bus resource [io 0x0000-0x7fffff] (bus address [0x12800000-0x12ffffff]) <3>[ 11.785039] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 11.790932] pci 0000:00:00.0: [14c3:6786] type 01 class 0x060400 <3>[ 11.804706] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@0 <6>[ 11.815350] pci 0000:00:00.0: reg 0x10: [mem 0x00000000-0x00003fff 64bit pref] <3>[ 11.821612] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 11.829526] pci 0000:00:00.0: supports D1 D2 <3>[ 11.836953] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 11.845019] pci 0000:00:00.0: PME# supported from D0 D1 D2 D3hot D3cold <6>[ 11.847071] pci 0000:00:00.0: bridge configuration invalid ([bus 00-00]), reconfiguring <3>[ 11.849552] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <3>[ 11.849661] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 11.856726] mc: Linux media interface: v0.10 <3>[ 11.893827] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <3>[ 11.901951] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 11.909733] mtk-scp 10500000.scp: creating channel cros-ec-rpmsg addr 0xd <6>[ 11.909757] mtk-scp 10500000.scp: SCP is ready. FW version asurada_scp_v2.0.20536+a3bcde3e <6>[ 11.909770] remoteproc remoteproc0: remote processor scp is now up <3>[ 11.910033] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 11.924448] pci 0000:01:00.0: [14c3:7961] type 00 class 0x028000 Startin<3>[ 11.925580] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 11.932044] pci 0000:01:00.0: reg 0x10: [mem 0x00000000-0x000fffff 64bit pref] g syste<3>[ 11.956100] OF: graph: no port node found in /soc/spi@11010000/ec@0/typec/connector@1 <6>[ 11.963283] pci 0000:01:00.0: reg 0x18: [mem 0x00000000-0x00003fff 64bit pref] md-networkd.…i<4>[ 11.978102] elants_i2c 4-0010: supply vcc33 not found, using dummy regulator <6>[ 11.980402] pci 0000:01:00.0: reg 0x20: [mem 0x00000000-0x00000fff 64bit pref] ce - Network<6>[ 11.996902] pci 0000:01:00.0: supports D1 D2 <4>[ 12.002273] elants_i2c 4-0010: supply vccio not found, using dummy regulator <6>[ 12.002536] pci 0000:01:00.0: PME# supported from D0 D1 D2 D3hot D3cold Configuration..<6>[ 12.017637] videodev: Linux video capture interface: v2.00 . <6>[ 12.032112] pci_bus 0000:01: busn_res: [bus 01-ff] end is updated to 01 <6>[ 12.039411] pci 0000:00:00.0: BAR 15: assigned [mem 0x12000000-0x121fffff 64bit pref] <6>[ 12.041101] elan_i2c 3-0015: Elan Touchpad: Module ID: 0x0128, Firmware: 0x0002, Sample: 0x0004, IAP: 0x0003 <6>[ 12.047626] pci 0000:00:00.0: BAR 0: assigned [mem 0x12200000-0x12203fff 64bit pref] <6>[ 12.047673] pci 0000:01:00.0: BAR 0: assigned [mem 0x12000000-0x120fffff 64bit pref] <6>[ 12.047713] pci 0000:01:00.0: BAR 2: assigned [mem 0x12100000-0x12103fff 64bit pref] <6>[ 12.047728] pci 0000:01:00.0: BAR 4: assigned [mem 0x12104000-0x12104fff 64bit pref] <6>[ 12.047741] pci 0000:00:00.0: PCI bridge to [bus 01] <6>[ 12.047753] pci 0000:00:00.0: bridge window [mem 0x12000000-0x121fffff 64bit pref] <6>[ 12.052817] pcieport 0000:00:00.0: enabling device (0000 -> 0002) <6>[ 12.066386] input: Elan Touchpad as /devices/platform/soc/11d21000.i2c/i2c-3/3-0015/input/input2 <6>[ 12.067669] cros-ec-dev cros-ec-dev.10.auto: CrOS System Control Processor MCU detected <5>[ 12.067748] cfg80211: Loading compiled-in X.509 certificates for regulatory database <6>[ 12.070003] cros-ec-rpmsg 10500000.scp.cros-ec-rpmsg.13.-1: Chrome EC device registered <6>[ 12.074892] pcieport 0000:00:00.0: PME: Signaling with IRQ 282 <3>[ 12.074928] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <5>[ 12.081519] cfg80211: Loaded X.509 cert 'sforshee: 00b28ddf47aef9cea7' <5>[ 12.081753] cfg80211: Loaded X.509 cert 'wens: 61c038651aabdcf94bd0ac7ff06c7248db18c600' <4>[ 12.081815] platform regulatory.0: Direct firmware load for regulatory.db failed with error -2 <6>[ 12.081820] cfg80211: failed to load regulatory.db <3>[ 12.094479] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 12.095762] pcieport 0000:00:00.0: AER: enabled with IRQ 282 <6>[ 12.120897] input: Elan Touchscreen as /devices/platform/soc/11f00000.i2c/i2c-4/4-0010/input/input3 <3>[ 12.158259] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 [ OK ] Reached target basic.target - Basic System. <6>[ 12.320259] Bluetooth: Core ver 2.22 Starting dbus.service - D-<6>[ 12.328332] NET: Registered PF_BLUETOOTH protocol family Bus System Messa<6>[ 12.335046] Bluetooth: HCI device and connection manager initialized ge Bus... <6>[ 12.343054] Bluetooth: HCI socket layer initialized <6>[ 12.349248] Bluetooth: L2CAP socket layer initialized <6>[ 12.354746] Bluetooth: SCO socket layer initialized <6>[ 12.364542] usb 1-1.4.1: Found UVC 1.10 device HD User Facing (04f2:b741) <6>[ 12.375317] input: HD User Facing: HD User Facing as /devices/platform/soc/11200000.usb/usb1/1-1/1-1.4/1-1.4.1/1-1.4.1:1.0/input/input4 <3>[ 12.398189] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <6>[ 12.398457] usbcore: registered new interface driver uvcvideo Starting systemd-logind.se…ice - User Login Management... [ OK ] Started systemd-networkd.service - Network Configuration. <6>[ 12.450284] mt7921e 0000:01:00.0: assigned reserved memory node wifi@c0000000 <6>[ 12.457980] mt7921e 0000:01:00.0: enabling device (0000 -> 0002) <6>[ 12.459329] mtk-vcodec-enc 17020000.vcodec: Adding to iommu group 0 [ OK ] Started dbus.service - D-Bus System Message Bus<6>[ 12.477398] usbcore: registered new interface driver btusb . <4>[ 12.478811] bluetooth hci0: Direct firmware load for mediatek/BT_RAM_CODE_MT7961_1_2_hdr.bin failed with error -2 <6>[ 12.483948] mt7921e 0000:01:00.0: ASIC revision: 79610010 <3>[ 12.494793] Bluetooth: hci0: Failed to load firmware file (-2) <3>[ 12.494800] Bluetooth: hci0: Failed to set up firmware (-2) <4>[ 12.494806] Bluetooth: hci0: HCI Enhanced Setup Synchronous Connection command is advertised, but not supported. [ OK ] Created slice system-syste…- Slice /system/systemd-backlight. [ OK ] Reached target bluetooth.target - Bluetooth Support. [ OK ] Reached target network.target - Network. [ OK ] Listening on systemd-rfkil…l Switch Status /dev/rfkill Watch. <6>[ 12.618754] mt7921e 0000:01:00.0: HW/SW Version: 0x8a108a10, Build Time: 20240219110958a <6>[ 12.618754] Starting systemd-backlight…ess of leds:white:kbd_backlight... Starting systemd-user-sess…vice - Permit User Sessions... <3>[ 12.666910] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 [ OK ] Finished systemd-backlight…tness of leds:white:kbd_backlight. [ OK ] Finished systemd-user-sess…ervice<3>[ 12.704234] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5  - Permit User Sessions. [ OK ] Started systemd-logind.service - User Login Management. <3>[ 12.741783] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 <3>[ 12.776787] power_supply sbs-5-000b: driver failed to report `time_to_empty_now' property: -5 [ OK ] Started getty@tty1.service - Getty on tty1. [ OK ] Started serial-getty@ttyS0…rvice - Serial Getty on ttyS0. [ OK ] Reached target getty.target - Login Prompts. [ OK ] Reached target multi-user.target - Multi-User System. <6>[ 12.888968] mt7921e 0000:01:00.0: WM Firmware Version: ____010000, Build Time: 20240219111038 [ OK ] Reached target graphical.target - Graphical Interface. Starting systemd-rfkill.se…Load/Save RF Kill Switch Status... Starting systemd-update-ut… Record Runlevel Change in UTMP... [ OK ] Started systemd-rfkill.ser…- Load/Save RF Kill Switch Status. [ OK ] Finished systemd-update-ut… - Record Runlevel Change in UTMP. Debian GNU/Linux 12 debian-bookworm-arm64 ttyS0 debian-bookworm-arm64 login: root (automatic login) Linux debian-bookworm-arm64 6.1.96-cip24 #1 SMP PREEMPT Wed Jul 17 11:18:13 UTC 2024 aarch64 The programs included with the Debian GNU/Linux system are free software; the exact distribution terms for each program are described in the individual files in /usr/share/doc/*/copyright. Debian GNU/Linux comes with ABSOLUTELY NO WARRANTY, to the extent permitted by applicable law. / # / # # / # export SHELL=/bin/sh / # . /lava-14864641/environment / # /lava-14864641/bin/lava-test-runner /lava-14864641/0 + export TESTRUN_ID=0_v4l2-compliance-uvc + cd /lava-14864641/0/tests/0_v4l2-compliance-uvc + cat uuid + UUID=14864641_1.5.2.3.1 + set +x + /usr/bin/v4l2-parser.sh -d uvcvideo device: /dev/video0 <6>[ 13.749989] mt7921e 0000:01:00.0 wlp1s0: renamed from wlan0 v4l2-compliance 1.27.0-1, 64 bits, 64-bit time_t v4l2-compliance SHA: a18611d8960f 2024-03-08 13:09:54 Compliance test for uvcvideo device /dev/video0: Driver Info: Driver name : uvcvideo Card type : HD User Facing: HD User Facing Bus info : usb-11200000.usb-1.4.1 Driver version : 6.1.96 Capabilities : 0x84a00001 Metadata Capture Streaming Extended Pix Format Device Capabilities Device Caps : 0x04200001 Streaming Extended Pix Format Media Driver Info: Driver name : uvcvideo Model : HD User Facing: HD User Facing Serial : 200901010001 Bus info : usb-11200000.usb-1.4.1 Media version : 6.1.96 Hardware revision: 0x00009758 (38744) Driver version : 6.1.96 Interface Info: ID : 0x03000002 Type : V4L Video Entity Info: ID : 0x00000001 (1) Name : HD User Facing: HD User Facing Function : V4L2 I/O Flags : default Pad 0x01000007 : 0: Sink Link 0x02000013: from remote pad 0x100000a of entity 'Realtek Extended Controls Unit' (Video Pixel Formatter): Data, Enabled, Immutable Required ioctls: test MC information (see 'Media Driver Info' above): OK test VIDIOC_QUERYCAP: OK test invalid ioctls: OK Allow for multiple opens: test second /dev/video0 open: OK test VIDIOC_QUERYCAP: OK test VIDIOC_G/S_PRIORITY: OK test for unlimited opens: OK Debug ioctls: test VIDIOC_DBG_G/S_REGISTER: OK (Not Supported) test VIDIOC_LOG_STATUS: OK (Not Supported) Input ioctls: test VIDIOC_G/S_TUNER/ENUM_FREQ_BANDS: OK (Not Supported) test VIDIOC_G/S_FREQUENCY: OK (Not Supported) test VIDIOC_S_HW_FREQ_SEEK: OK (Not Supported) test VIDIOC_ENUMAUDIO: OK (Not Supported) test VIDIOC_G/S/ENUMINPUT: OK test VIDIOC_G/S_AUDIO: OK (Not Supported) Inputs: 1 Audio Inputs: 0 Tuners: 0 test VIDIOC_G/S_MODULATOR: OK (Not Supported) test VIDIOC_G/S_FREQUENCY: OK (Not Supported) test VIDIOC_ENUMAUDOUT: OK (Not Supported) test VIDIOC_G/S/ENUMOUTPUT: OK (Not Supported) test VIDIOC_G/S_AUDOUT: OK (Not Supported) test VIDIOC_ENUM/G/S/QUERY_STD: OK (Not Supported) test VIDIOC_ENUM/G/S/QUERY_DV_TIMINGS: OK (Not Supported) test VIDIOC_DV_TIMINGS_CAP: OK (Not Supported) test VIDIOC_G/S_EDID: OK (Not Supported) Control ioctls (Input 0): test VIDIOC_QUERY_EXT_CTRL/QUERYMENU: OK test VIDIOC_QUERYCTRL: OK test VIDIOC_G/S_CTRL: OK test VIDIOC_G/S/TRY_EXT_CTRLS: OK test VIDIOC_(UN)SUBSCRIBE_EVENT/DQEVENT: OK test VIDIOC_G/S_JPEGCOMP: OK (Not Supported) Standard Controls: 16 Private Controls: 0 Format ioctls (Input 0): test VIDIOC_ENUM_FMT/FRAMESIZES/FRAMEINTERVALS: OK test VIDIOC_G/S_PARM: OK test VIDIOC_G_FBUF: OK (Not Supported) test VIDIOC_G_FMT: OK test VIDIOC_TRY_FMT: OK warn: v4l2-test-formats.cpp(1046): Could not set fmt2 test VIDIOC_S_FMT: OK test VIDIOC_G_SLICED_VBI_CAP: OK (Not Supported) test Cropping: OK (Not Supported) test Composing: OK (Not Supported) test Scaling: OK (Not Supported) Codec ioctls (Input 0): test VIDIOC_(TRY_)ENCODER_CMD: OK (Not Supported) test VIDIOC_G_ENC_INDEX: OK (Not Supported) test VIDIOC_(TRY_)DECODER_CMD: OK (Not Supported) Buffer ioctls (Input 0): test VIDIOC_REQBUFS/CREATE_BUFS/QUERYBUF: OK test CREATE_BUFS maximum buffers: OK test VIDIOC_EXPBUF: OK test Requests: OK (Not Supported) Test input 0: Streaming ioctls: test read/write: OK (Not Supported) test blocking wait: OK fail: v4l2-test-buffers.cpp(1377): node->streamon(q.g_type()) != EINVAL test MMAP (no poll): FAIL fail: v4l2-test-buffers.cpp(1377): node->streamon(q.g_type()) != EINVAL test MMAP (select): FAIL fail: v4l2-test-buffers.cpp(1377): node->streamon(q.g_type()) != EINVAL test MMAP (epoll): FAIL test USERPTR (no poll): OK test USERPTR (select): OK test DMABUF: Cannot test, specify --expbuf-device Total for uvcvideo device /dev/video0: 54, Succeeded: 51, Failed: 3, Warnings: 3 / #