[Enter `^Ec?' for help] coreboot-v1.9308_26_0.0.22-11197-gc9b4b7136b Thu Mar 18 05:35:38 UTC 2021 bootblock starting (log level: 8)... CPU: Intel(R) Core(TM) i5-10210U CPU @ 1.60GHz CPU: ID 806ec, Whiskeylake V0, ucode: 000000c9 CPU: AES supported, TXT NOT supported, VT supported MCH: device id 9b61 (rev 0c) is CometLake-U (4+2) PCH: device id 0284 (rev 00) is Cometlake-U Premium IGD: device id 9b41 (rev 02) is CometLake ULT GT2 VBOOT: Loading verstage. FMAP: Found "FLASH" version 1.1 at 0xc04000. FMAP: base = 0xff000000 size = 0x1000000 #areas = 31 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fallback/verstage' CBFS: Found @ offset 10fb80 size 1072c coreboot-v1.9308_26_0.0.22-11197-gc9b4b7136b Thu Mar 18 05:35:38 UTC 2021 verstage starting (log level: 8)... Probing TPM: . done! TPM ready after 0 ms Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.11/4d655eab RW_A:0.5.7/cr50_v1.9308_87_mp.514-29d5b602 Initialized TPM device CR50 revision 0 tlcl_send_startup: Startup return code is 0 TPM: setup succeeded src/security/tpm/tss/tcg-2.0/tss.c:223 index 0x1007 return code 0 Chrome EC: UHEPI supported Phase 1 FMAP: area GBB found @ c05000 (12288 bytes) VB2:vb2_check_recovery() Recovery reason from previous boot: 0x0 / 0x0 Phase 2 Phase 3 FMAP: area GBB found @ c05000 (12288 bytes) VB2:vb2_report_dev_firmware() This is developer signed firmware FMAP: area VBLOCK_B found @ 768000 (65536 bytes) FMAP: area VBLOCK_B found @ 768000 (65536 bytes) VB2:vb2_verify_keyblock() Checking keyblock signature... FMAP: area VBLOCK_B found @ 768000 (65536 bytes) FMAP: area VBLOCK_B found @ 768000 (65536 bytes) VB2:vb2_verify_fw_preamble() Verifying preamble. Phase 4 FMAP: area FW_MAIN_B found @ 778000 (3506112 bytes) VB2:vb2api_init_hash() HW crypto for hash_alg 2 not supported, using SW VB2:vb2_rsa_verify_digest() Digest check failed! VB2:vb2api_fail() Need recovery, reason: 0x1b / 0x7 Saving nvdata Reboot requested (10020007) board_reset() called! full_reset() called! coreboot-v1.9308_26_0.0.22-11197-gc9b4b7136b Thu Mar 18 05:35:38 UTC 2021 bootblock starting (log level: 8)... CPU: Intel(R) Core(TM) i5-10210U CPU @ 1.60GHz CPU: ID 806ec, Whiskeylake V0, ucode: 000000c9 CPU: AES supported, TXT NOT supported, VT supported MCH: device id 9b61 (rev 0c) is CometLake-U (4+2) PCH: device id 0284 (rev 00) is Cometlake-U Premium IGD: device id 9b41 (rev 02) is CometLake ULT GT2 VBOOT: Loading verstage. FMAP: Found "FLASH" version 1.1 at 0xc04000. FMAP: base = 0xff000000 size = 0x1000000 #areas = 31 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fallback/verstage' CBFS: Found @ offset 10fb80 size 1072c coreboot-v1.9308_26_0.0.22-11197-gc9b4b7136b Thu Mar 18 05:35:38 UTC 2021 verstage starting (log level: 8)... Probing TPM: . done! TPM ready after 0 ms Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.11/4d655eab RW_A:0.5.7/cr50_v1.9308_87_mp.514-29d5b602 Initialized TPM device CR50 revision 0 tlcl_send_startup: Startup return code is 0 TPM: setup succeeded src/security/tpm/tss/tcg-2.0/tss.c:223 index 0x1007 return code 0 Chrome EC: UHEPI supported Phase 1 FMAP: area GBB found @ c05000 (12288 bytes) VB2:vb2_check_recovery() Recovery reason from previous boot: 0x1b / 0x7 VB2:vb2_check_recovery() We have a recovery request: 0x1b / 0x0 Recovery requested (1009000e) Saving nvdata tlcl_extend: response is 0 tlcl_extend: response is 0 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fallback/romstage' CBFS: Found @ offset 80 size 145fc Accumulated console time in verstage 98 ms coreboot-v1.9308_26_0.0.22-11197-gc9b4b7136b Thu Mar 18 05:35:38 UTC 2021 romstage starting (log level: 8)... VB2:vb2api_ec_sync() In recovery mode, skipping EC sync pm1_sts: 0100 pm1_en: 0000 pm1_cnt: 00001c00 gpe0_sts[0]: 00000000 gpe0_en[0]: 00000000 gpe0_sts[1]: 00200000 gpe0_en[1]: 00000000 gpe0_sts[2]: 00000000 gpe0_en[2]: 00000000 gpe0_sts[3]: 00000000 gpe0_en[3]: 00010000 TCO_STS: 0000 0000 GEN_PMCON: e0015238 00000200 GBLRST_CAUSE: 00000000 00000000 prev_sleep_state 5 Boot Count incremented to 59468 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fspm.bin' CBFS: Found @ offset 5ffc0 size 71000 Chrome EC: UHEPI supported FMAP: area RECOVERY_MRC_CACHE found @ ad0000 (65536 bytes) Probing TPM: done! Connected to device vid:did:rid of 1ae0:0028:00 Firmware version: B2-C:0 RO_B:0.0.11/4d655eab RW_A:0.5.7/cr50_v1.9308_87_mp.514-29d5b602 Initialized TPM device CR50 revision 0 src/security/tpm/tss/tcg-2.0/tss.c:223 index 0x100b return code 0 MRC: Hash comparison successful. Using data from RECOVERY_MRC_CACHE MRC cache found, size 1948 bootmode is set to: 2 PRMRR disabled by config. SPD INDEX = 1 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'spd.bin' CBFS: Found @ offset 5fb80 size 400 SPD: module type is LPDDR3 SPD: module part is SPD: banks 16, ranks 2, rows 15, columns 11, density 8192 Mb SPD: device width 4 bits, bus width 8 bits SPD: module size is 4096 MB (per channel) memory slot: 0 configuration done. memory slot: 2 configuration done. CBMEM: IMD: root @ 99fff000 254 entries. IMD: root @ 99ffec00 62 entries. External stage cache: IMD: root @ 9abff000 254 entries. IMD: root @ 9abfec00 62 entries. Chrome EC: clear events_b mask to 0x0000000020004000 src/security/tpm/tss/tcg-2.0/tss.c:223 index 0x100b return code 0 tlcl_write: response is 0 src/security/tpm/tss/tcg-2.0/tss.c:223 index 0x100b return code 0 MRC: TPM MRC hash updated successfully. 2 DIMMs found SMM Memory Map SMRAM : 0x9a000000 0x1000000 Subregion 0: 0x9a000000 0xa00000 Subregion 1: 0x9aa00000 0x200000 Subregion 2: 0x9ac00000 0x400000 top_of_ram = 0x9a000000 MTRR Range: Start=99000000 End=9a000000 (Size 1000000) MTRR Range: Start=9a000000 End=9b000000 (Size 1000000) MTRR Range: Start=ff000000 End=0 (Size 1000000) FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fallback/postcar' CBFS: Found @ offset 107000 size 4b44 Decompressing stage fallback/postcar @ 0x99c0bfc0 (35640 bytes) Loading module at 99c0c000 with entry 99c0c000. filesize: 0x4818 memsize: 0x8af8 Processing 180 relocs. Offset value of 0x97c0c000 Accumulated console time in romstage 286 ms coreboot-v1.9308_26_0.0.22-11197-gc9b4b7136b Thu Mar 18 05:35:38 UTC 2021 postcar starting (log level: 8)... FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fallback/ramstage' CBFS: Found @ offset 43380 size 1b9e8 Decompressing stage fallback/ramstage @ 0x99baffc0 (372088 bytes) Loading module at 99bb0000 with entry 99bb0000. filesize: 0x40940 memsize: 0x5ad38 Processing 3976 relocs. Offset value of 0x98db0000 Accumulated console time in postcar 52 ms coreboot-v1.9308_26_0.0.22-11197-gc9b4b7136b Thu Mar 18 05:35:38 UTC 2021 ramstage starting (log level: 8)... FMAP: area RO_VPD found @ c00000 (16384 bytes) WARNING: RO_VPD is uninitialized or empty. FMAP: area RW_VPD found @ af8000 (8192 bytes) FMAP: area RW_VPD found @ af8000 (8192 bytes) Normal boot. BS: BS_PRE_DEVICE times (ms): entry 0 run 0 exit 0 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'cpu_microcode_blob.bin' CBFS: Found @ offset 14700 size 2ec00 microcode: sig=0x806ec pf=0x4 revision=0xc9 Skip microcode update FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fsps.bin' CBFS: Found @ offset d1fc0 size 35000 Detected 4 core, 8 thread CPU. Setting up SMI for CPU IED base = 0x9ac00000 IED size = 0x00400000 Will perform SMM setup. CPU: Intel(R) Core(TM) i5-10210U CPU @ 1.60GHz. Loading module at 00030000 with entry 00030000. filesize: 0x170 memsize: 0x170 Processing 16 relocs. Offset value of 0x00030000 Attempting to start 7 APs Waiting for 10ms after sending INIT. Waiting for 1st SIPI to complete...AP: slot 2 apic_id 1. done. AP: slot 4 apic_id 7. AP: slot 5 apic_id 6. AP: slot 1 apic_id 2. AP: slot 3 apic_id 3. AP: slot 6 apic_id 4. AP: slot 7 apic_id 5. Waiting for 2nd SIPI to complete...done. Loading module at 00038000 with entry 00038000. filesize: 0x1a8 memsize: 0x1a8 Processing 13 relocs. Offset value of 0x00038000 SMM Module: stub loaded at 00038000. Will call 99bcb71d(00000000) Installing SMM handler to 0x9a000000 Loading module at 9a010000 with entry 9a010a52. filesize: 0x7e88 memsize: 0xcf58 Processing 658 relocs. Offset value of 0x9a010000 Loading module at 9a008000 with entry 9a008000. filesize: 0x1a8 memsize: 0x1a8 Processing 13 relocs. Offset value of 0x9a008000 SMM Module: placing jmp sequence at 9a007c00 rel16 0x03fd SMM Module: placing jmp sequence at 9a007800 rel16 0x07fd SMM Module: placing jmp sequence at 9a007400 rel16 0x0bfd SMM Module: placing jmp sequence at 9a007000 rel16 0x0ffd SMM Module: placing jmp sequence at 9a006c00 rel16 0x13fd SMM Module: placing jmp sequence at 9a006800 rel16 0x17fd SMM Module: placing jmp sequence at 9a006400 rel16 0x1bfd SMM Module: stub loaded at 9a008000. Will call 9a010a52(00000000) Clearing SMI status registers SMI_STS: PM1 PM1_STS: PWRBTN TCO_STS: SECOND_TO New SMBASE 0x9a000000 In relocation handler: CPU 0 New SMBASE=0x9a000000 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. New SMBASE 0x99fff800 In relocation handler: CPU 2 New SMBASE=0x99fff800 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. New SMBASE 0x99fffc00 In relocation handler: CPU 1 New SMBASE=0x99fffc00 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. New SMBASE 0x99fff400 In relocation handler: CPU 3 New SMBASE=0x99fff400 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. New SMBASE 0x99ffe400 In relocation handler: CPU 7 New SMBASE=0x99ffe400 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. New SMBASE 0x99ffe800 In relocation handler: CPU 6 New SMBASE=0x99ffe800 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. New SMBASE 0x99ffec00 In relocation handler: CPU 5 New SMBASE=0x99ffec00 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. New SMBASE 0x99fff000 In relocation handler: CPU 4 New SMBASE=0x99fff000 IEDBASE=0x9ac00000 Writing SMRR. base = 0x9a000006, mask=0xff000800 Relocation complete. Initializing CPU #0 CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c Clearing out pending MCEs Setting up local APIC... apic_id: 0x00 done. Turbo is available but hidden Turbo is available and visible VMX status: enabled IA32_FEATURE_CONTROL status: locked Skip microcode update CPU #0 initialized Initializing CPU #2 Initializing CPU #5 Initializing CPU #4 CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c Clearing out pending MCEs CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c Clearing out pending MCEs Clearing out pending MCEs Setting up local APIC... Initializing CPU #6 Initializing CPU #7 CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c Clearing out pending MCEs Clearing out pending MCEs Setting up local APIC... Initializing CPU #1 Initializing CPU #3 CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c CPU: vendor Intel device 806ec CPU: family 06, model 8e, stepping 0c Clearing out pending MCEs Clearing out pending MCEs Setting up local APIC... Setting up local APIC... apic_id: 0x02 done. Setting up local APIC... apic_id: 0x04 done. Setting up local APIC... apic_id: 0x06 done. Setting up local APIC... apic_id: 0x03 done. VMX status: enabled VMX status: enabled IA32_FEATURE_CONTROL status: locked IA32_FEATURE_CONTROL status: locked Skip microcode update Skip microcode update CPU #1 initialized CPU #3 initialized VMX status: enabled apic_id: 0x05 done. IA32_FEATURE_CONTROL status: locked VMX status: enabled Skip microcode update IA32_FEATURE_CONTROL status: locked CPU #6 initialized Skip microcode update apic_id: 0x01 done. CPU #7 initialized VMX status: enabled apic_id: 0x07 done. VMX status: enabled VMX status: enabled IA32_FEATURE_CONTROL status: locked IA32_FEATURE_CONTROL status: locked Skip microcode update Skip microcode update CPU #5 initialized CPU #4 initialized IA32_FEATURE_CONTROL status: locked Skip microcode update CPU #2 initialized bsp_do_flight_plan done after 452 msecs. CPU: frequency set to 4200 MHz Enabling SMIs. Locking SMM. FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'vbt.bin' CBFS: Found @ offset 5f5c0 size 499 Found a VBT of 4608 bytes after decompression Display FSP Version Info HOB Reference Code - CPU = 9.0.1e.30 uCode Version = 0.0.0.ca TXT ACM version = ff.ff.ff.ffff Display FSP Version Info HOB Reference Code - ME = 9.0.1e.30 MEBx version = 0.0.0.0 ME Firmware Version = Consumer SKU Display FSP Version Info HOB Reference Code - CML PCH = 9.0.1e.30 PCH-CRID Status = Disabled PCH-CRID Original Value = ff.ff.ff.ffff PCH-CRID New Value = ff.ff.ff.ffff OPROM - RST - RAID = ff.ff.ff.ffff ChipsetInit Base Version = ff.ff.ff.ffff ChipsetInit Oem Version = ff.ff.ff.ffff Display FSP Version Info HOB Reference Code - SA - System Agent = 9.0.1e.30 Reference Code - MRC = 0.7.1.6c SA - PCIe Version = 9.0.1e.30 SA-CRID Status = Disabled SA-CRID Original Value = 0.0.0.c SA-CRID New Value = 0.0.0.c OPROM - VBIOS = ff.ff.ff.ffff RTC Init Set power on after power failure. Disabling Deep S3 Disabling Deep S3 Disabling Deep S4 Disabling Deep S4 Disabling Deep S5 Disabling Deep S5 BS: BS_DEV_INIT_CHIPS times (ms): entry 37 run 189 exit 1 Enumerating buses... Show all devs... Before device enumeration. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 DOMAIN: 0000: enabled 1 APIC: 00: enabled 1 PCI: 00:00.0: enabled 1 PCI: 00:02.0: enabled 1 PCI: 00:04.0: enabled 0 PCI: 00:05.0: enabled 0 PCI: 00:12.0: enabled 1 PCI: 00:12.5: enabled 0 PCI: 00:12.6: enabled 0 PCI: 00:14.0: enabled 1 PCI: 00:14.1: enabled 0 PCI: 00:14.3: enabled 1 PCI: 00:14.5: enabled 0 PCI: 00:15.0: enabled 1 PCI: 00:15.1: enabled 1 PCI: 00:15.2: enabled 0 PCI: 00:15.3: enabled 0 PCI: 00:16.0: enabled 1 PCI: 00:16.1: enabled 0 PCI: 00:16.2: enabled 0 PCI: 00:16.3: enabled 0 PCI: 00:16.4: enabled 0 PCI: 00:16.5: enabled 0 PCI: 00:17.0: enabled 1 PCI: 00:19.0: enabled 1 PCI: 00:19.1: enabled 0 PCI: 00:19.2: enabled 0 PCI: 00:1a.0: enabled 0 PCI: 00:1c.0: enabled 0 PCI: 00:1c.1: enabled 0 PCI: 00:1c.2: enabled 0 PCI: 00:1c.3: enabled 0 PCI: 00:1c.4: enabled 0 PCI: 00:1c.5: enabled 0 PCI: 00:1c.6: enabled 0 PCI: 00:1c.7: enabled 0 PCI: 00:1d.0: enabled 1 PCI: 00:1d.1: enabled 0 PCI: 00:1d.2: enabled 0 PCI: 00:1d.3: enabled 0 PCI: 00:1d.4: enabled 0 PCI: 00:1d.5: enabled 1 PCI: 00:1e.0: enabled 1 PCI: 00:1e.1: enabled 0 PCI: 00:1e.2: enabled 1 PCI: 00:1e.3: enabled 1 PCI: 00:1f.0: enabled 1 PCI: 00:1f.1: enabled 1 PCI: 00:1f.2: enabled 1 PCI: 00:1f.3: enabled 1 PCI: 00:1f.4: enabled 1 PCI: 00:1f.5: enabled 1 PCI: 00:1f.6: enabled 0 USB0 port 0: enabled 1 I2C: 00:15: enabled 1 I2C: 00:5d: enabled 1 GENERIC: 0.0: enabled 1 I2C: 00:1a: enabled 1 I2C: 00:38: enabled 1 I2C: 00:39: enabled 1 I2C: 00:3a: enabled 1 I2C: 00:3b: enabled 1 PCI: 00:00.0: enabled 1 SPI: 00: enabled 1 SPI: 01: enabled 1 PNP: 0c09.0: enabled 1 USB2 port 0: enabled 1 USB2 port 1: enabled 1 USB2 port 2: enabled 0 USB2 port 3: enabled 0 USB2 port 5: enabled 0 USB2 port 6: enabled 1 USB2 port 9: enabled 1 USB3 port 0: enabled 1 USB3 port 1: enabled 1 USB3 port 2: enabled 1 USB3 port 3: enabled 1 USB3 port 4: enabled 0 APIC: 02: enabled 1 APIC: 01: enabled 1 APIC: 03: enabled 1 APIC: 07: enabled 1 APIC: 06: enabled 1 APIC: 04: enabled 1 APIC: 05: enabled 1 Compare with tree... Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 APIC: 00: enabled 1 APIC: 02: enabled 1 APIC: 01: enabled 1 APIC: 03: enabled 1 APIC: 07: enabled 1 APIC: 06: enabled 1 APIC: 04: enabled 1 APIC: 05: enabled 1 DOMAIN: 0000: enabled 1 PCI: 00:00.0: enabled 1 PCI: 00:02.0: enabled 1 PCI: 00:04.0: enabled 0 PCI: 00:05.0: enabled 0 PCI: 00:12.0: enabled 1 PCI: 00:12.5: enabled 0 PCI: 00:12.6: enabled 0 PCI: 00:14.0: enabled 1 USB0 port 0: enabled 1 USB2 port 0: enabled 1 USB2 port 1: enabled 1 USB2 port 2: enabled 0 USB2 port 3: enabled 0 USB2 port 5: enabled 0 USB2 port 6: enabled 1 USB2 port 9: enabled 1 USB3 port 0: enabled 1 USB3 port 1: enabled 1 USB3 port 2: enabled 1 USB3 port 3: enabled 1 USB3 port 4: enabled 0 PCI: 00:14.1: enabled 0 PCI: 00:14.3: enabled 1 PCI: 00:14.5: enabled 0 PCI: 00:15.0: enabled 1 I2C: 00:15: enabled 1 PCI: 00:15.1: enabled 1 I2C: 00:5d: enabled 1 GENERIC: 0.0: enabled 1 PCI: 00:15.2: enabled 0 PCI: 00:15.3: enabled 0 PCI: 00:16.0: enabled 1 PCI: 00:16.1: enabled 0 PCI: 00:16.2: enabled 0 PCI: 00:16.3: enabled 0 PCI: 00:16.4: enabled 0 PCI: 00:16.5: enabled 0 PCI: 00:17.0: enabled 1 PCI: 00:19.0: enabled 1 I2C: 00:1a: enabled 1 I2C: 00:38: enabled 1 I2C: 00:39: enabled 1 I2C: 00:3a: enabled 1 I2C: 00:3b: enabled 1 PCI: 00:19.1: enabled 0 PCI: 00:19.2: enabled 0 PCI: 00:1a.0: enabled 0 PCI: 00:1c.0: enabled 0 PCI: 00:1c.1: enabled 0 PCI: 00:1c.2: enabled 0 PCI: 00:1c.3: enabled 0 PCI: 00:1c.4: enabled 0 PCI: 00:1c.5: enabled 0 PCI: 00:1c.6: enabled 0 PCI: 00:1c.7: enabled 0 PCI: 00:1d.0: enabled 1 PCI: 00:1d.1: enabled 0 PCI: 00:1d.2: enabled 0 PCI: 00:1d.3: enabled 0 PCI: 00:1d.4: enabled 0 PCI: 00:1d.5: enabled 1 PCI: 00:00.0: enabled 1 PCI: 00:1e.0: enabled 1 PCI: 00:1e.1: enabled 0 PCI: 00:1e.2: enabled 1 SPI: 00: enabled 1 PCI: 00:1e.3: enabled 1 SPI: 01: enabled 1 PCI: 00:1f.0: enabled 1 PNP: 0c09.0: enabled 1 PCI: 00:1f.1: enabled 1 PCI: 00:1f.2: enabled 1 PCI: 00:1f.3: enabled 1 PCI: 00:1f.4: enabled 1 PCI: 00:1f.5: enabled 1 PCI: 00:1f.6: enabled 0 Root Device scanning... scan_static_bus for Root Device CPU_CLUSTER: 0 enabled DOMAIN: 0000 enabled DOMAIN: 0000 scanning... PCI: pci_scan_bus for bus 00 PCI: 00:00.0 [8086/0000] ops PCI: 00:00.0 [8086/9b61] enabled PCI: 00:02.0 [8086/0000] bus ops PCI: 00:02.0 [8086/9b41] enabled PCI: 00:04.0 [8086/1903] disabled PCI: 00:08.0 [8086/1911] enabled PCI: 00:12.0 [8086/02f9] enabled PCI: 00:14.0 [8086/0000] bus ops PCI: 00:14.0 [8086/02ed] enabled PCI: 00:14.2 [8086/02ef] enabled PCI: 00:14.3 [8086/02f0] enabled PCI: 00:15.0 [8086/0000] bus ops PCI: 00:15.0 [8086/02e8] enabled PCI: 00:15.1 [8086/0000] bus ops PCI: 00:15.1 [8086/02e9] enabled PCI: 00:16.0 [8086/0000] ops PCI: 00:16.0 [8086/02e0] enabled PCI: 00:17.0 [8086/0000] ops PCI: 00:17.0 [8086/02d3] enabled PCI: 00:19.0 [8086/0000] bus ops PCI: 00:19.0 [8086/02c5] enabled PCI: 00:1d.0 [8086/0000] bus ops PCI: 00:1d.0 [8086/02b0] enabled PCI: Static device PCI: 00:1d.5 not found, disabling it. PCI: 00:1e.0 [8086/0000] ops PCI: 00:1e.0 [8086/02a8] enabled PCI: 00:1e.2 [8086/0000] bus ops PCI: 00:1e.2 [8086/02aa] enabled PCI: 00:1e.3 [8086/0000] bus ops PCI: 00:1e.3 [8086/02ab] enabled PCI: 00:1f.0 [8086/0000] bus ops PCI: 00:1f.0 [8086/0284] enabled PCI: Static device PCI: 00:1f.1 not found, disabling it. PCI: Static device PCI: 00:1f.2 not found, disabling it. PCI: 00:1f.3 [8086/0000] bus ops PCI: 00:1f.3 [8086/02c8] enabled PCI: 00:1f.4 [8086/0000] bus ops PCI: 00:1f.4 [8086/02a3] enabled PCI: 00:1f.5 [8086/0000] bus ops PCI: 00:1f.5 [8086/02a4] enabled PCI: Leftover static devices: PCI: 00:05.0 PCI: 00:12.5 PCI: 00:12.6 PCI: 00:14.1 PCI: 00:14.5 PCI: 00:15.2 PCI: 00:15.3 PCI: 00:16.1 PCI: 00:16.2 PCI: 00:16.3 PCI: 00:16.4 PCI: 00:16.5 PCI: 00:19.1 PCI: 00:19.2 PCI: 00:1a.0 PCI: 00:1c.0 PCI: 00:1c.1 PCI: 00:1c.2 PCI: 00:1c.3 PCI: 00:1c.4 PCI: 00:1c.5 PCI: 00:1c.6 PCI: 00:1c.7 PCI: 00:1d.1 PCI: 00:1d.2 PCI: 00:1d.3 PCI: 00:1d.4 PCI: 00:1d.5 PCI: 00:1e.1 PCI: 00:1f.1 PCI: 00:1f.2 PCI: 00:1f.6 PCI: Check your devicetree.cb. PCI: 00:02.0 scanning... scan_generic_bus for PCI: 00:02.0 scan_generic_bus for PCI: 00:02.0 done scan_bus: scanning of bus PCI: 00:02.0 took 10192 usecs PCI: 00:14.0 scanning... scan_static_bus for PCI: 00:14.0 USB0 port 0 enabled USB0 port 0 scanning... scan_static_bus for USB0 port 0 USB2 port 0 enabled USB2 port 1 enabled USB2 port 2 disabled USB2 port 3 disabled USB2 port 5 disabled USB2 port 6 enabled USB2 port 9 enabled USB3 port 0 enabled USB3 port 1 enabled USB3 port 2 enabled USB3 port 3 enabled USB3 port 4 disabled USB2 port 0 scanning... scan_static_bus for USB2 port 0 scan_static_bus for USB2 port 0 done scan_bus: scanning of bus USB2 port 0 took 9701 usecs USB2 port 1 scanning... scan_static_bus for USB2 port 1 scan_static_bus for USB2 port 1 done scan_bus: scanning of bus USB2 port 1 took 9701 usecs USB2 port 6 scanning... scan_static_bus for USB2 port 6 scan_static_bus for USB2 port 6 done scan_bus: scanning of bus USB2 port 6 took 9709 usecs USB2 port 9 scanning... scan_static_bus for USB2 port 9 scan_static_bus for USB2 port 9 done scan_bus: scanning of bus USB2 port 9 took 9711 usecs USB3 port 0 scanning... scan_static_bus for USB3 port 0 scan_static_bus for USB3 port 0 done scan_bus: scanning of bus USB3 port 0 took 9712 usecs USB3 port 1 scanning... scan_static_bus for USB3 port 1 scan_static_bus for USB3 port 1 done scan_bus: scanning of bus USB3 port 1 took 9685 usecs USB3 port 2 scanning... scan_static_bus for USB3 port 2 scan_static_bus for USB3 port 2 done scan_bus: scanning of bus USB3 port 2 took 9691 usecs USB3 port 3 scanning... scan_static_bus for USB3 port 3 scan_static_bus for USB3 port 3 done scan_bus: scanning of bus USB3 port 3 took 9707 usecs scan_static_bus for USB0 port 0 done scan_bus: scanning of bus USB0 port 0 took 155393 usecs scan_static_bus for PCI: 00:14.0 done scan_bus: scanning of bus PCI: 00:14.0 took 173031 usecs PCI: 00:15.0 scanning... scan_generic_bus for PCI: 00:15.0 bus: PCI: 00:15.0[0]->I2C: 01:15 enabled scan_generic_bus for PCI: 00:15.0 done scan_bus: scanning of bus PCI: 00:15.0 took 14293 usecs PCI: 00:15.1 scanning... scan_generic_bus for PCI: 00:15.1 bus: PCI: 00:15.1[0]->I2C: 02:5d enabled bus: PCI: 00:15.1[0]->GENERIC: 0.0 enabled scan_generic_bus for PCI: 00:15.1 done scan_bus: scanning of bus PCI: 00:15.1 took 18621 usecs PCI: 00:19.0 scanning... scan_generic_bus for PCI: 00:19.0 bus: PCI: 00:19.0[0]->I2C: 03:1a enabled bus: PCI: 00:19.0[0]->I2C: 03:38 enabled bus: PCI: 00:19.0[0]->I2C: 03:39 enabled bus: PCI: 00:19.0[0]->I2C: 03:3a enabled bus: PCI: 00:19.0[0]->I2C: 03:3b enabled scan_generic_bus for PCI: 00:19.0 done scan_bus: scanning of bus PCI: 00:19.0 took 30752 usecs PCI: 00:1d.0 scanning... do_pci_scan_bridge for PCI: 00:1d.0 PCI: pci_scan_bus for bus 01 PCI: 01:00.0 [1c5c/1327] enabled Enabling Common Clock Configuration L1 Sub-State supported from root port 29 L1 Sub-State Support = 0xf CommonModeRestoreTime = 0x28 Power On Value = 0x16, Power On Scale = 0x0 ASPM: Enabled L1 scan_bus: scanning of bus PCI: 00:1d.0 took 32792 usecs PCI: 00:1e.2 scanning... scan_generic_bus for PCI: 00:1e.2 bus: PCI: 00:1e.2[0]->SPI: 00 enabled scan_generic_bus for PCI: 00:1e.2 done scan_bus: scanning of bus PCI: 00:1e.2 took 14013 usecs PCI: 00:1e.3 scanning... scan_generic_bus for PCI: 00:1e.3 bus: PCI: 00:1e.3[0]->SPI: 01 enabled scan_generic_bus for PCI: 00:1e.3 done scan_bus: scanning of bus PCI: 00:1e.3 took 14019 usecs PCI: 00:1f.0 scanning... scan_static_bus for PCI: 00:1f.0 PNP: 0c09.0 enabled scan_static_bus for PCI: 00:1f.0 done scan_bus: scanning of bus PCI: 00:1f.0 took 12038 usecs PCI: 00:1f.3 scanning... scan_bus: scanning of bus PCI: 00:1f.3 took 2862 usecs PCI: 00:1f.4 scanning... scan_generic_bus for PCI: 00:1f.4 scan_generic_bus for PCI: 00:1f.4 done scan_bus: scanning of bus PCI: 00:1f.4 took 10199 usecs PCI: 00:1f.5 scanning... scan_generic_bus for PCI: 00:1f.5 scan_generic_bus for PCI: 00:1f.5 done scan_bus: scanning of bus PCI: 00:1f.5 took 10199 usecs scan_bus: scanning of bus DOMAIN: 0000 took 605173 usecs scan_static_bus for Root Device done scan_bus: scanning of bus Root Device took 625093 usecs done Chrome EC: UHEPI supported FMAP: area RECOVERY_MRC_CACHE found @ ad0000 (65536 bytes) MRC: Checking cached data update for 'RECOVERY_MRC_CACHE'. SF: Detected 00 0000 with sector size 0x1000, total 0x1000000 FMAP: area UNIFIED_MRC_CACHE found @ ad0000 (131072 bytes) SPI flash protection: WPSW=0 SRP0=0 MRC: NOT enabling PRR for 'UNIFIED_MRC_CACHE'. BS: BS_DEV_ENUMERATE times (ms): entry 0 run 10 exit 2 found VGA at PCI: 00:02.0 Setting up VGA for PCI: 00:02.0 Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000 Setting PCI_BRIDGE_CTL_VGA for bridge Root Device Allocating resources... Reading resources... Root Device read_resources bus 0 link: 0 CPU_CLUSTER: 0 read_resources bus 0 link: 0 CPU_CLUSTER: 0 read_resources bus 0 link: 0 done DOMAIN: 0000 read_resources bus 0 link: 0 PCI: 00:14.0 read_resources bus 0 link: 0 USB0 port 0 read_resources bus 0 link: 0 USB0 port 0 read_resources bus 0 link: 0 done PCI: 00:14.0 read_resources bus 0 link: 0 done PCI: 00:15.0 read_resources bus 1 link: 0 PCI: 00:15.0 read_resources bus 1 link: 0 done PCI: 00:15.1 read_resources bus 2 link: 0 PCI: 00:15.1 read_resources bus 2 link: 0 done PCI: 00:19.0 read_resources bus 3 link: 0 PCI: 00:19.0 read_resources bus 3 link: 0 done PCI: 00:1d.0 read_resources bus 1 link: 0 PCI: 00:1d.0 read_resources bus 1 link: 0 done PCI: 00:1e.2 read_resources bus 4 link: 0 PCI: 00:1e.2 read_resources bus 4 link: 0 done PCI: 00:1e.3 read_resources bus 5 link: 0 PCI: 00:1e.3 read_resources bus 5 link: 0 done PCI: 00:1f.0 read_resources bus 0 link: 0 PCI: 00:1f.0 read_resources bus 0 link: 0 done DOMAIN: 0000 read_resources bus 0 link: 0 done Root Device read_resources bus 0 link: 0 done Done reading resources. Show resources in subtree (Root Device)...After reading. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 APIC: 00 APIC: 00 APIC: 02 APIC: 01 APIC: 03 APIC: 07 APIC: 06 APIC: 04 APIC: 05 DOMAIN: 0000 child on link 0 PCI: 00:00.0 DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000 DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100 PCI: 00:00.0 PCI: 00:00.0 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 0 PCI: 00:00.0 resource base fed10000 size 8000 align 0 gran 0 limit 0 flags f0000200 index 1 PCI: 00:00.0 resource base feda0000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 2 PCI: 00:00.0 resource base feda1000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 3 PCI: 00:00.0 resource base fc000000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 4 PCI: 00:00.0 resource base fed80000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 5 PCI: 00:00.0 resource base fe000000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 6 PCI: 00:00.0 resource base fed90000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 7 PCI: 00:00.0 resource base fed91000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 8 PCI: 00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 9 PCI: 00:00.0 resource base c0000 size 99f40000 align 0 gran 0 limit 0 flags e0004200 index a PCI: 00:00.0 resource base 9a000000 size 1000000 align 0 gran 0 limit 0 flags f0004200 index b PCI: 00:00.0 resource base 9b000000 size 4800000 align 0 gran 0 limit 0 flags f0000200 index c PCI: 00:00.0 resource base 100000000 size 35e800000 align 0 gran 0 limit 0 flags e0004200 index d PCI: 00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index e PCI: 00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index f PCI: 00:02.0 PCI: 00:02.0 resource base 0 size 1000000 align 24 gran 24 limit ffffffffffffffff flags 201 index 10 PCI: 00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 18 PCI: 00:02.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20 PCI: 00:04.0 PCI: 00:08.0 PCI: 00:08.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 PCI: 00:12.0 PCI: 00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 PCI: 00:14.0 child on link 0 USB0 port 0 PCI: 00:14.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10 USB0 port 0 child on link 0 USB2 port 0 USB2 port 0 USB2 port 1 USB2 port 2 USB2 port 3 USB2 port 5 USB2 port 6 USB2 port 9 USB3 port 0 USB3 port 1 USB3 port 2 USB3 port 3 USB3 port 4 PCI: 00:14.2 PCI: 00:14.2 resource base 0 size 2000 align 13 gran 13 limit ffffffffffffffff flags 201 index 10 PCI: 00:14.2 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 18 PCI: 00:14.3 PCI: 00:14.3 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10 PCI: 00:15.0 child on link 0 I2C: 01:15 PCI: 00:15.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 I2C: 01:15 PCI: 00:15.1 child on link 0 I2C: 02:5d PCI: 00:15.1 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 I2C: 02:5d GENERIC: 0.0 PCI: 00:16.0 PCI: 00:16.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 PCI: 00:17.0 PCI: 00:17.0 resource base 0 size 2000 align 13 gran 13 limit ffffffff flags 200 index 10 PCI: 00:17.0 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 14 PCI: 00:17.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18 PCI: 00:17.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c PCI: 00:17.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20 PCI: 00:17.0 resource base 0 size 800 align 12 gran 11 limit ffffffff flags 200 index 24 PCI: 00:19.0 child on link 0 I2C: 03:1a PCI: 00:19.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 I2C: 03:1a I2C: 03:38 I2C: 03:39 I2C: 03:3a I2C: 03:3b PCI: 00:1d.0 child on link 0 PCI: 01:00.0 PCI: 00:1d.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c PCI: 00:1d.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24 PCI: 00:1d.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20 PCI: 01:00.0 PCI: 01:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10 PCI: 00:1e.0 PCI: 00:1e.0 resource base fe032000 size 1000 align 12 gran 12 limit ffffffffffffffff flags c0000200 index 10 PCI: 00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 18 PCI: 00:1e.2 child on link 0 SPI: 00 PCI: 00:1e.2 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 SPI: 00 PCI: 00:1e.3 child on link 0 SPI: 01 PCI: 00:1e.3 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10 SPI: 01 PCI: 00:1f.0 child on link 0 PNP: 0c09.0 PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0 PCI: 00:1f.0 resource base 1800 size 100 align 0 gran 0 limit 0 flags c0000100 index 20 PNP: 0c09.0 PNP: 0c09.0 resource base 800 size 1ff align 0 gran 0 limit 0 flags c0000100 index 0 PCI: 00:1f.3 PCI: 00:1f.3 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10 PCI: 00:1f.3 resource base 0 size 100000 align 20 gran 20 limit ffffffffffffffff flags 201 index 20 PCI: 00:1f.4 PCI: 00:1f.4 resource base efa0 size 20 align 0 gran 0 limit efbf flags f0000100 index 20 PCI: 00:1f.4 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 10 PCI: 00:1f.5 PCI: 00:1f.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10 DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff PCI: 00:1d.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff PCI: 00:1d.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done PCI: 00:02.0 20 * [0x0 - 0x3f] io PCI: 00:17.0 20 * [0x40 - 0x5f] io PCI: 00:17.0 18 * [0x60 - 0x67] io PCI: 00:17.0 1c * [0x68 - 0x6b] io DOMAIN: 0000 io: base: 6c size: 6c align: 6 gran: 0 limit: ffff done DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff PCI: 00:1d.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff PCI: 00:1d.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done PCI: 00:1d.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff PCI: 01:00.0 10 * [0x0 - 0x3fff] mem PCI: 00:1d.0 mem: base: 4000 size: 100000 align: 20 gran: 20 limit: ffffffff done PCI: 00:02.0 18 * [0x0 - 0xfffffff] prefmem PCI: 00:02.0 10 * [0x10000000 - 0x10ffffff] mem PCI: 00:1d.0 20 * [0x11000000 - 0x110fffff] mem PCI: 00:1f.3 20 * [0x11100000 - 0x111fffff] mem PCI: 00:14.0 10 * [0x11200000 - 0x1120ffff] mem PCI: 00:14.3 10 * [0x11210000 - 0x11213fff] mem PCI: 00:1f.3 10 * [0x11214000 - 0x11217fff] mem PCI: 00:14.2 10 * [0x11218000 - 0x11219fff] mem PCI: 00:17.0 10 * [0x1121a000 - 0x1121bfff] mem PCI: 00:08.0 10 * [0x1121c000 - 0x1121cfff] mem PCI: 00:12.0 10 * [0x1121d000 - 0x1121dfff] mem PCI: 00:14.2 18 * [0x1121e000 - 0x1121efff] mem PCI: 00:15.0 10 * [0x1121f000 - 0x1121ffff] mem PCI: 00:15.1 10 * [0x11220000 - 0x11220fff] mem PCI: 00:16.0 10 * [0x11221000 - 0x11221fff] mem PCI: 00:19.0 10 * [0x11222000 - 0x11222fff] mem PCI: 00:1e.0 18 * [0x11223000 - 0x11223fff] mem PCI: 00:1e.2 10 * [0x11224000 - 0x11224fff] mem PCI: 00:1e.3 10 * [0x11225000 - 0x11225fff] mem PCI: 00:1f.5 10 * [0x11226000 - 0x11226fff] mem PCI: 00:17.0 24 * [0x11227000 - 0x112277ff] mem PCI: 00:17.0 14 * [0x11228000 - 0x112280ff] mem PCI: 00:1f.4 10 * [0x11229000 - 0x112290ff] mem DOMAIN: 0000 mem: base: 11229100 size: 11229100 align: 28 gran: 0 limit: ffffffff done avoid_fixed_resources: DOMAIN: 0000 avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff constrain_resources: PCI: 00:00.0 00 base e0000000 limit efffffff mem (fixed) constrain_resources: PCI: 00:00.0 09 base 00000000 limit 0009ffff mem (fixed) constrain_resources: PCI: 00:00.0 0a base 000c0000 limit 99ffffff mem (fixed) constrain_resources: PCI: 00:00.0 0b base 9a000000 limit 9affffff mem (fixed) constrain_resources: PCI: 00:00.0 0c base 9b000000 limit 9f7fffff mem (fixed) constrain_resources: PCI: 00:1f.0 00 base 00000000 limit 00000fff io (fixed) constrain_resources: PCI: 00:1f.0 20 base 00001800 limit 000018ff io (fixed) constrain_resources: PCI: 00:1f.4 20 base 0000efa0 limit 0000efbf io (fixed) avoid_fixed_resources:@DOMAIN: 0000 10000000 base 00001900 limit 0000ef9f avoid_fixed_resources:@DOMAIN: 0000 10000100 base c0000000 limit dfffffff Setting resources... DOMAIN: 0000 io: base:1900 size:6c align:6 gran:0 limit:ef9f PCI: 00:02.0 20 * [0x1c00 - 0x1c3f] io PCI: 00:17.0 20 * [0x1c40 - 0x1c5f] io PCI: 00:17.0 18 * [0x1c60 - 0x1c67] io PCI: 00:17.0 1c * [0x1c68 - 0x1c6b] io DOMAIN: 0000 io: next_base: 1c6c size: 6c align: 6 gran: 0 done PCI: 00:1d.0 io: base:ef9f size:0 align:12 gran:12 limit:ef9f PCI: 00:1d.0 io: next_base: ef9f size: 0 align: 12 gran: 12 done DOMAIN: 0000 mem: base:c0000000 size:11229100 align:28 gran:0 limit:dfffffff PCI: 00:02.0 18 * [0xc0000000 - 0xcfffffff] prefmem PCI: 00:02.0 10 * [0xd0000000 - 0xd0ffffff] mem PCI: 00:1d.0 20 * [0xd1000000 - 0xd10fffff] mem PCI: 00:1f.3 20 * [0xd1100000 - 0xd11fffff] mem PCI: 00:14.0 10 * [0xd1200000 - 0xd120ffff] mem PCI: 00:14.3 10 * [0xd1210000 - 0xd1213fff] mem PCI: 00:1f.3 10 * [0xd1214000 - 0xd1217fff] mem PCI: 00:14.2 10 * [0xd1218000 - 0xd1219fff] mem PCI: 00:17.0 10 * [0xd121a000 - 0xd121bfff] mem PCI: 00:08.0 10 * [0xd121c000 - 0xd121cfff] mem PCI: 00:12.0 10 * [0xd121d000 - 0xd121dfff] mem PCI: 00:14.2 18 * [0xd121e000 - 0xd121efff] mem PCI: 00:15.0 10 * [0xd121f000 - 0xd121ffff] mem PCI: 00:15.1 10 * [0xd1220000 - 0xd1220fff] mem PCI: 00:16.0 10 * [0xd1221000 - 0xd1221fff] mem PCI: 00:19.0 10 * [0xd1222000 - 0xd1222fff] mem PCI: 00:1e.0 18 * [0xd1223000 - 0xd1223fff] mem PCI: 00:1e.2 10 * [0xd1224000 - 0xd1224fff] mem PCI: 00:1e.3 10 * [0xd1225000 - 0xd1225fff] mem PCI: 00:1f.5 10 * [0xd1226000 - 0xd1226fff] mem PCI: 00:17.0 24 * [0xd1227000 - 0xd12277ff] mem PCI: 00:17.0 14 * [0xd1228000 - 0xd12280ff] mem PCI: 00:1f.4 10 * [0xd1229000 - 0xd12290ff] mem DOMAIN: 0000 mem: next_base: d1229100 size: 11229100 align: 28 gran: 0 done PCI: 00:1d.0 prefmem: base:dfffffff size:0 align:20 gran:20 limit:dfffffff PCI: 00:1d.0 prefmem: next_base: dfffffff size: 0 align: 20 gran: 20 done PCI: 00:1d.0 mem: base:d1000000 size:100000 align:20 gran:20 limit:d10fffff PCI: 01:00.0 10 * [0xd1000000 - 0xd1003fff] mem PCI: 00:1d.0 mem: next_base: d1004000 size: 100000 align: 20 gran: 20 done Root Device assign_resources, bus 0 link: 0 DOMAIN: 0000 assign_resources, bus 0 link: 0 PCI: 00:02.0 10 <- [0x00d0000000 - 0x00d0ffffff] size 0x01000000 gran 0x18 mem64 PCI: 00:02.0 18 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x1c prefmem64 PCI: 00:02.0 20 <- [0x0000001c00 - 0x0000001c3f] size 0x00000040 gran 0x06 io PCI: 00:08.0 10 <- [0x00d121c000 - 0x00d121cfff] size 0x00001000 gran 0x0c mem64 PCI: 00:12.0 10 <- [0x00d121d000 - 0x00d121dfff] size 0x00001000 gran 0x0c mem64 PCI: 00:14.0 10 <- [0x00d1200000 - 0x00d120ffff] size 0x00010000 gran 0x10 mem64 PCI: 00:14.0 assign_resources, bus 0 link: 0 PCI: 00:14.0 assign_resources, bus 0 link: 0 PCI: 00:14.2 10 <- [0x00d1218000 - 0x00d1219fff] size 0x00002000 gran 0x0d mem64 PCI: 00:14.2 18 <- [0x00d121e000 - 0x00d121efff] size 0x00001000 gran 0x0c mem64 PCI: 00:14.3 10 <- [0x00d1210000 - 0x00d1213fff] size 0x00004000 gran 0x0e mem64 PCI: 00:15.0 10 <- [0x00d121f000 - 0x00d121ffff] size 0x00001000 gran 0x0c mem64 PCI: 00:15.0 assign_resources, bus 1 link: 0 PCI: 00:15.0 assign_resources, bus 1 link: 0 PCI: 00:15.1 10 <- [0x00d1220000 - 0x00d1220fff] size 0x00001000 gran 0x0c mem64 PCI: 00:15.1 assign_resources, bus 2 link: 0 PCI: 00:15.1 assign_resources, bus 2 link: 0 PCI: 00:16.0 10 <- [0x00d1221000 - 0x00d1221fff] size 0x00001000 gran 0x0c mem64 PCI: 00:17.0 10 <- [0x00d121a000 - 0x00d121bfff] size 0x00002000 gran 0x0d mem PCI: 00:17.0 14 <- [0x00d1228000 - 0x00d12280ff] size 0x00000100 gran 0x08 mem PCI: 00:17.0 18 <- [0x0000001c60 - 0x0000001c67] size 0x00000008 gran 0x03 io PCI: 00:17.0 1c <- [0x0000001c68 - 0x0000001c6b] size 0x00000004 gran 0x02 io PCI: 00:17.0 20 <- [0x0000001c40 - 0x0000001c5f] size 0x00000020 gran 0x05 io PCI: 00:17.0 24 <- [0x00d1227000 - 0x00d12277ff] size 0x00000800 gran 0x0b mem PCI: 00:19.0 10 <- [0x00d1222000 - 0x00d1222fff] size 0x00001000 gran 0x0c mem64 PCI: 00:19.0 assign_resources, bus 3 link: 0 PCI: 00:19.0 assign_resources, bus 3 link: 0 PCI: 00:1d.0 1c <- [0x000000ef9f - 0x000000ef9e] size 0x00000000 gran 0x0c bus 01 io PCI: 00:1d.0 24 <- [0x00dfffffff - 0x00dffffffe] size 0x00000000 gran 0x14 bus 01 prefmem PCI: 00:1d.0 20 <- [0x00d1000000 - 0x00d10fffff] size 0x00100000 gran 0x14 bus 01 mem PCI: 00:1d.0 assign_resources, bus 1 link: 0 PCI: 01:00.0 10 <- [0x00d1000000 - 0x00d1003fff] size 0x00004000 gran 0x0e mem64 PCI: 00:1d.0 assign_resources, bus 1 link: 0 PCI: 00:1e.0 18 <- [0x00d1223000 - 0x00d1223fff] size 0x00001000 gran 0x0c mem64 PCI: 00:1e.2 10 <- [0x00d1224000 - 0x00d1224fff] size 0x00001000 gran 0x0c mem64 PCI: 00:1e.2 assign_resources, bus 4 link: 0 PCI: 00:1e.2 assign_resources, bus 4 link: 0 PCI: 00:1e.3 10 <- [0x00d1225000 - 0x00d1225fff] size 0x00001000 gran 0x0c mem64 PCI: 00:1e.3 assign_resources, bus 5 link: 0 PCI: 00:1e.3 assign_resources, bus 5 link: 0 PCI: 00:1f.0 assign_resources, bus 0 link: 0 PCI: 00:1f.0 assign_resources, bus 0 link: 0 LPC: Trying to open IO window from 800 size 1ff PCI: 00:1f.3 10 <- [0x00d1214000 - 0x00d1217fff] size 0x00004000 gran 0x0e mem64 PCI: 00:1f.3 20 <- [0x00d1100000 - 0x00d11fffff] size 0x00100000 gran 0x14 mem64 PCI: 00:1f.4 10 <- [0x00d1229000 - 0x00d12290ff] size 0x00000100 gran 0x08 mem64 PCI: 00:1f.5 10 <- [0x00d1226000 - 0x00d1226fff] size 0x00001000 gran 0x0c mem DOMAIN: 0000 assign_resources, bus 0 link: 0 Root Device assign_resources, bus 0 link: 0 Done setting resources. Show resources in subtree (Root Device)...After assigning values. Root Device child on link 0 CPU_CLUSTER: 0 CPU_CLUSTER: 0 child on link 0 APIC: 00 APIC: 00 APIC: 02 APIC: 01 APIC: 03 APIC: 07 APIC: 06 APIC: 04 APIC: 05 DOMAIN: 0000 child on link 0 PCI: 00:00.0 DOMAIN: 0000 resource base 1900 size 6c align 6 gran 0 limit ef9f flags 40040100 index 10000000 DOMAIN: 0000 resource base c0000000 size 11229100 align 28 gran 0 limit dfffffff flags 40040200 index 10000100 PCI: 00:00.0 PCI: 00:00.0 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 0 PCI: 00:00.0 resource base fed10000 size 8000 align 0 gran 0 limit 0 flags f0000200 index 1 PCI: 00:00.0 resource base feda0000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 2 PCI: 00:00.0 resource base feda1000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 3 PCI: 00:00.0 resource base fc000000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 4 PCI: 00:00.0 resource base fed80000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 5 PCI: 00:00.0 resource base fe000000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 6 PCI: 00:00.0 resource base fed90000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 7 PCI: 00:00.0 resource base fed91000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 8 PCI: 00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 9 PCI: 00:00.0 resource base c0000 size 99f40000 align 0 gran 0 limit 0 flags e0004200 index a PCI: 00:00.0 resource base 9a000000 size 1000000 align 0 gran 0 limit 0 flags f0004200 index b PCI: 00:00.0 resource base 9b000000 size 4800000 align 0 gran 0 limit 0 flags f0000200 index c PCI: 00:00.0 resource base 100000000 size 35e800000 align 0 gran 0 limit 0 flags e0004200 index d PCI: 00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index e PCI: 00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index f PCI: 00:02.0 PCI: 00:02.0 resource base d0000000 size 1000000 align 24 gran 24 limit d0ffffff flags 60000201 index 10 PCI: 00:02.0 resource base c0000000 size 10000000 align 28 gran 28 limit cfffffff flags 60001201 index 18 PCI: 00:02.0 resource base 1c00 size 40 align 6 gran 6 limit 1c3f flags 60000100 index 20 PCI: 00:04.0 PCI: 00:08.0 PCI: 00:08.0 resource base d121c000 size 1000 align 12 gran 12 limit d121cfff flags 60000201 index 10 PCI: 00:12.0 PCI: 00:12.0 resource base d121d000 size 1000 align 12 gran 12 limit d121dfff flags 60000201 index 10 PCI: 00:14.0 child on link 0 USB0 port 0 PCI: 00:14.0 resource base d1200000 size 10000 align 16 gran 16 limit d120ffff flags 60000201 index 10 USB0 port 0 child on link 0 USB2 port 0 USB2 port 0 USB2 port 1 USB2 port 2 USB2 port 3 USB2 port 5 USB2 port 6 USB2 port 9 USB3 port 0 USB3 port 1 USB3 port 2 USB3 port 3 USB3 port 4 PCI: 00:14.2 PCI: 00:14.2 resource base d1218000 size 2000 align 13 gran 13 limit d1219fff flags 60000201 index 10 PCI: 00:14.2 resource base d121e000 size 1000 align 12 gran 12 limit d121efff flags 60000201 index 18 PCI: 00:14.3 PCI: 00:14.3 resource base d1210000 size 4000 align 14 gran 14 limit d1213fff flags 60000201 index 10 PCI: 00:15.0 child on link 0 I2C: 01:15 PCI: 00:15.0 resource base d121f000 size 1000 align 12 gran 12 limit d121ffff flags 60000201 index 10 I2C: 01:15 PCI: 00:15.1 child on link 0 I2C: 02:5d PCI: 00:15.1 resource base d1220000 size 1000 align 12 gran 12 limit d1220fff flags 60000201 index 10 I2C: 02:5d GENERIC: 0.0 PCI: 00:16.0 PCI: 00:16.0 resource base d1221000 size 1000 align 12 gran 12 limit d1221fff flags 60000201 index 10 PCI: 00:17.0 PCI: 00:17.0 resource base d121a000 size 2000 align 13 gran 13 limit d121bfff flags 60000200 index 10 PCI: 00:17.0 resource base d1228000 size 100 align 12 gran 8 limit d12280ff flags 60000200 index 14 PCI: 00:17.0 resource base 1c60 size 8 align 3 gran 3 limit 1c67 flags 60000100 index 18 PCI: 00:17.0 resource base 1c68 size 4 align 2 gran 2 limit 1c6b flags 60000100 index 1c PCI: 00:17.0 resource base 1c40 size 20 align 5 gran 5 limit 1c5f flags 60000100 index 20 PCI: 00:17.0 resource base d1227000 size 800 align 12 gran 11 limit d12277ff flags 60000200 index 24 PCI: 00:19.0 child on link 0 I2C: 03:1a PCI: 00:19.0 resource base d1222000 size 1000 align 12 gran 12 limit d1222fff flags 60000201 index 10 I2C: 03:1a I2C: 03:38 I2C: 03:39 I2C: 03:3a I2C: 03:3b PCI: 00:1d.0 child on link 0 PCI: 01:00.0 PCI: 00:1d.0 resource base ef9f size 0 align 12 gran 12 limit ef9f flags 60080102 index 1c PCI: 00:1d.0 resource base dfffffff size 0 align 20 gran 20 limit dfffffff flags 60081202 index 24 PCI: 00:1d.0 resource base d1000000 size 100000 align 20 gran 20 limit d10fffff flags 60080202 index 20 PCI: 01:00.0 PCI: 01:00.0 resource base d1000000 size 4000 align 14 gran 14 limit d1003fff flags 60000201 index 10 PCI: 00:1e.0 PCI: 00:1e.0 resource base fe032000 size 1000 align 12 gran 12 limit ffffffffffffffff flags c0000200 index 10 PCI: 00:1e.0 resource base d1223000 size 1000 align 12 gran 12 limit d1223fff flags 60000201 index 18 PCI: 00:1e.2 child on link 0 SPI: 00 PCI: 00:1e.2 resource base d1224000 size 1000 align 12 gran 12 limit d1224fff flags 60000201 index 10 SPI: 00 PCI: 00:1e.3 child on link 0 SPI: 01 PCI: 00:1e.3 resource base d1225000 size 1000 align 12 gran 12 limit d1225fff flags 60000201 index 10 SPI: 01 PCI: 00:1f.0 child on link 0 PNP: 0c09.0 PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0 PCI: 00:1f.0 resource base 1800 size 100 align 0 gran 0 limit 0 flags c0000100 index 20 PNP: 0c09.0 PNP: 0c09.0 resource base 800 size 1ff align 0 gran 0 limit 0 flags c0000100 index 0 PCI: 00:1f.3 PCI: 00:1f.3 resource base d1214000 size 4000 align 14 gran 14 limit d1217fff flags 60000201 index 10 PCI: 00:1f.3 resource base d1100000 size 100000 align 20 gran 20 limit d11fffff flags 60000201 index 20 PCI: 00:1f.4 PCI: 00:1f.4 resource base efa0 size 20 align 0 gran 0 limit efbf flags f0000100 index 20 PCI: 00:1f.4 resource base d1229000 size 100 align 12 gran 8 limit d12290ff flags 60000201 index 10 PCI: 00:1f.5 PCI: 00:1f.5 resource base d1226000 size 1000 align 12 gran 12 limit d1226fff flags 60000200 index 10 Done allocating resources. BS: BS_DEV_RESOURCES times (ms): entry 0 run 30 exit 0 Enabling resources... PCI: 00:00.0 subsystem <- 8086/9b61 PCI: 00:00.0 cmd <- 06 PCI: 00:02.0 subsystem <- 8086/9b41 PCI: 00:02.0 cmd <- 03 PCI: 00:08.0 cmd <- 06 PCI: 00:12.0 subsystem <- 8086/02f9 PCI: 00:12.0 cmd <- 02 PCI: 00:14.0 subsystem <- 8086/02ed PCI: 00:14.0 cmd <- 02 PCI: 00:14.2 cmd <- 02 PCI: 00:14.3 subsystem <- 8086/02f0 PCI: 00:14.3 cmd <- 02 PCI: 00:15.0 subsystem <- 8086/02e8 PCI: 00:15.0 cmd <- 02 PCI: 00:15.1 subsystem <- 8086/02e9 PCI: 00:15.1 cmd <- 02 PCI: 00:16.0 subsystem <- 8086/02e0 PCI: 00:16.0 cmd <- 02 PCI: 00:17.0 subsystem <- 8086/02d3 PCI: 00:17.0 cmd <- 03 PCI: 00:19.0 subsystem <- 8086/02c5 PCI: 00:19.0 cmd <- 02 PCI: 00:1d.0 bridge ctrl <- 0013 PCI: 00:1d.0 subsystem <- 8086/02b0 PCI: 00:1d.0 cmd <- 06 PCI: 00:1e.0 subsystem <- 8086/02a8 PCI: 00:1e.0 cmd <- 06 PCI: 00:1e.2 subsystem <- 8086/02aa PCI: 00:1e.2 cmd <- 06 PCI: 00:1e.3 subsystem <- 8086/02ab PCI: 00:1e.3 cmd <- 02 PCI: 00:1f.0 subsystem <- 8086/0284 PCI: 00:1f.0 cmd <- 407 PCI: 00:1f.3 subsystem <- 8086/02c8 PCI: 00:1f.3 cmd <- 02 PCI: 00:1f.4 subsystem <- 8086/02a3 PCI: 00:1f.4 cmd <- 03 PCI: 00:1f.5 subsystem <- 8086/02a4 PCI: 00:1f.5 cmd <- 406 PCI: 01:00.0 cmd <- 02 done. ME: Version: 14.0.39.1367 BS: BS_DEV_ENABLE times (ms): entry 0 run 17 exit 12 Initializing devices... Root Device init ... Chrome EC: Set SMI mask to 0x0000000000000000 Chrome EC: clear events_b mask to 0x0000000000000000 Chrome EC: Set S5 LAZY WAKE mask to 0x0000000000000006 Chrome EC: Set S3 LAZY WAKE mask to 0x0000000014001006 Chrome EC: Set S0iX LAZY WAKE mask to 0x0000000014081006 Chrome EC: Set WAKE mask to 0x0000000000000000 Root Device init finished in 35161 usecs CPU_CLUSTER: 0 init ... CPU_CLUSTER: 0 init finished in 2447 usecs PCI: 00:00.0 init ... CPU TDP: 15 Watts CPU PL2 = 64 Watts PCI: 00:00.0 init finished in 7071 usecs PCI: 00:02.0 init ... PCI: 00:02.0 init finished in 2253 usecs PCI: 00:08.0 init ... PCI: 00:08.0 init finished in 2251 usecs PCI: 00:12.0 init ... PCI: 00:12.0 init finished in 2251 usecs PCI: 00:14.0 init ... PCI: 00:14.0 init finished in 2252 usecs PCI: 00:14.2 init ... PCI: 00:14.2 init finished in 2242 usecs PCI: 00:14.3 init ... PCI: 00:14.3 init finished in 2270 usecs PCI: 00:15.0 init ... DW I2C bus 0 at 0xd121f000 (400 KHz) PCI: 00:15.0 init finished in 5966 usecs PCI: 00:15.1 init ... DW I2C bus 1 at 0xd1220000 (400 KHz) PCI: 00:15.1 init finished in 5972 usecs PCI: 00:16.0 init ... PCI: 00:16.0 init finished in 2252 usecs PCI: 00:19.0 init ... DW I2C bus 4 at 0xd1222000 (400 KHz) PCI: 00:19.0 init finished in 5975 usecs PCI: 00:1d.0 init ... Initializing PCH PCIe bridge. PCI: 00:1d.0 init finished in 5284 usecs PCI: 00:1f.0 init ... IOAPIC: Initializing IOAPIC at 0xfec00000 IOAPIC: Bootstrap Processor Local APIC = 0x00 IOAPIC: ID = 0x02 IOAPIC: Dumping registers reg 0x0000: 0x02000000 reg 0x0001: 0x00770020 reg 0x0002: 0x00000000 PCI: 00:1f.0 init finished in 23542 usecs PCI: 00:1f.4 init ... PCI: 00:1f.4 init finished in 2261 usecs PCI: 01:00.0 init ... PCI: 01:00.0 init finished in 2243 usecs PNP: 0c09.0 init ... Google Chrome EC uptime: 11.094 seconds Google Chrome AP resets since EC boot: 0 Google Chrome most recent AP reset causes: Google Chrome EC reset flags at last EC boot: reset-pin PNP: 0c09.0 init finished in 20597 usecs Devices initialized Show all devs... After init. Root Device: enabled 1 CPU_CLUSTER: 0: enabled 1 DOMAIN: 0000: enabled 1 APIC: 00: enabled 1 PCI: 00:00.0: enabled 1 PCI: 00:02.0: enabled 1 PCI: 00:04.0: enabled 0 PCI: 00:05.0: enabled 0 PCI: 00:12.0: enabled 1 PCI: 00:12.5: enabled 0 PCI: 00:12.6: enabled 0 PCI: 00:14.0: enabled 1 PCI: 00:14.1: enabled 0 PCI: 00:14.3: enabled 1 PCI: 00:14.5: enabled 0 PCI: 00:15.0: enabled 1 PCI: 00:15.1: enabled 1 PCI: 00:15.2: enabled 0 PCI: 00:15.3: enabled 0 PCI: 00:16.0: enabled 1 PCI: 00:16.1: enabled 0 PCI: 00:16.2: enabled 0 PCI: 00:16.3: enabled 0 PCI: 00:16.4: enabled 0 PCI: 00:16.5: enabled 0 PCI: 00:17.0: enabled 1 PCI: 00:19.0: enabled 1 PCI: 00:19.1: enabled 0 PCI: 00:19.2: enabled 0 PCI: 00:1a.0: enabled 0 PCI: 00:1c.0: enabled 0 PCI: 00:1c.1: enabled 0 PCI: 00:1c.2: enabled 0 PCI: 00:1c.3: enabled 0 PCI: 00:1c.4: enabled 0 PCI: 00:1c.5: enabled 0 PCI: 00:1c.6: enabled 0 PCI: 00:1c.7: enabled 0 PCI: 00:1d.0: enabled 1 PCI: 00:1d.1: enabled 0 PCI: 00:1d.2: enabled 0 PCI: 00:1d.3: enabled 0 PCI: 00:1d.4: enabled 0 PCI: 00:1d.5: enabled 0 PCI: 00:1e.0: enabled 1 PCI: 00:1e.1: enabled 0 PCI: 00:1e.2: enabled 1 PCI: 00:1e.3: enabled 1 PCI: 00:1f.0: enabled 1 PCI: 00:1f.1: enabled 0 PCI: 00:1f.2: enabled 0 PCI: 00:1f.3: enabled 1 PCI: 00:1f.4: enabled 1 PCI: 00:1f.5: enabled 1 PCI: 00:1f.6: enabled 0 USB0 port 0: enabled 1 I2C: 01:15: enabled 1 I2C: 02:5d: enabled 1 GENERIC: 0.0: enabled 1 I2C: 03:1a: enabled 1 I2C: 03:38: enabled 1 I2C: 03:39: enabled 1 I2C: 03:3a: enabled 1 I2C: 03:3b: enabled 1 PCI: 00:00.0: enabled 1 SPI: 00: enabled 1 SPI: 01: enabled 1 PNP: 0c09.0: enabled 1 USB2 port 0: enabled 1 USB2 port 1: enabled 1 USB2 port 2: enabled 0 USB2 port 3: enabled 0 USB2 port 5: enabled 0 USB2 port 6: enabled 1 USB2 port 9: enabled 1 USB3 port 0: enabled 1 USB3 port 1: enabled 1 USB3 port 2: enabled 1 USB3 port 3: enabled 1 USB3 port 4: enabled 0 APIC: 02: enabled 1 APIC: 01: enabled 1 APIC: 03: enabled 1 APIC: 07: enabled 1 APIC: 06: enabled 1 APIC: 04: enabled 1 APIC: 05: enabled 1 PCI: 00:08.0: enabled 1 PCI: 00:14.2: enabled 1 PCI: 01:00.0: enabled 1 Disabling ACPI via APMC: done. FMAP: area RW_ELOG found @ af0000 (16384 bytes) ELOG: NV offset 0xaf0000 size 0x4000 ELOG: area is 4096 bytes, full threshold 3842, shrink size 1024 ELOG: Event(17) added with size 13 at 2023-04-14 10:16:46 UTC ELOG: Event(92) added with size 9 at 2023-04-14 10:16:46 UTC ELOG: Event(93) added with size 9 at 2023-04-14 10:16:46 UTC ELOG: Event(9A) added with size 9 at 2023-04-14 10:16:46 UTC ELOG: Event(9E) added with size 10 at 2023-04-14 10:16:46 UTC ELOG: Event(9F) added with size 14 at 2023-04-14 10:16:46 UTC BS: BS_DEV_INIT times (ms): entry 0 run 27 exit 6 ELOG: Event(A1) added with size 10 at 2023-04-14 10:16:46 UTC elog_add_boot_reason: Logged recovery mode boot (Dev-switch on), reason: 0x1b ELOG: Event(A0) added with size 9 at 2023-04-14 10:16:46 UTC elog_add_boot_reason: Logged dev mode boot Finalize devices... PCI: 00:17.0 final Devices finalized FMAP: area RW_NVRAM found @ afa000 (24576 bytes) BS: BS_POST_DEVICE times (ms): entry 1 run 0 exit 0 ME: HFSTS1 : 0x90000245 ME: HFSTS2 : 0x3B850126 ME: HFSTS3 : 0x00000020 ME: HFSTS4 : 0x00004800 ME: HFSTS5 : 0x00000000 ME: HFSTS6 : 0x40400006 ME: Manufacturing Mode : NO ME: FW Partition Table : OK ME: Bringup Loader Failure : NO ME: Firmware Init Complete : YES ME: Boot Options Present : NO ME: Update In Progress : NO ME: D0i3 Support : YES ME: Low Power State Enabled : NO ME: CPU Replaced : NO ME: CPU Replacement Valid : YES ME: Current Working State : 5 ME: Current Operation State : 1 ME: Current Operation Mode : 0 ME: Error Code : 0 ME: CPU Debug Disabled : YES ME: TXT Support : NO BS: BS_OS_RESUME_CHECK times (ms): entry 0 run 0 exit 0 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fallback/dsdt.aml' CBFS: Found @ offset 10bb80 size 3fa5 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'fallback/slic' CBFS: 'fallback/slic' not found. ACPI: Writing ACPI tables at 99b3e000. ACPI: * FACS ACPI: * DSDT Ramoops buffer: 0x100000@0x99a3d000. FMAP: area RO_VPD found @ c00000 (16384 bytes) FMAP: area RW_VPD found @ af8000 (8192 bytes) Google Chrome EC: version: ro: helios_v2.0.2659-56403530b rw: helios_v2.0.2849-c41de27e7d running image: 1 ACPI: * FADT SCI is IRQ9 ACPI: added table 1/32, length now 40 ACPI: * SSDT Found 1 CPU(s) with 8 core(s) each. Error: Could not locate 'wifi_sar' in VPD. Checking CBFS for default SAR values FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CBFS: Locating 'wifi_sar_defaults.hex' CBFS: Found @ offset 5fac0 size 77 \_SB.PCI0.WFA3: Intel WiFi PCI: 00:14.3 \_SB.PCI0.I2C0.D015: ELAN Touchpad at I2C: 01:15 \_SB.PCI0.I2C1.H05D: Goodix Touchscreen at I2C: 02:5d \_SB.PCI0.I2C4.RT58: Realtek RT5682 at I2C: 03:1a failed to find key in VPD: dsm_calib_r0_0 Failed to get dsm_calib parameters from VPD with key dsm_calib_r0_0 and dsm_calib_temp_0 \_SB.PCI0.I2C4.RTWL: Realtek RT1011 Codec address 038h failed to find key in VPD: dsm_calib_r0_1 Failed to get dsm_calib parameters from VPD with key dsm_calib_r0_1 and dsm_calib_temp_0 \_SB.PCI0.I2C4.RTWR: Realtek RT1011 Codec address 039h failed to find key in VPD: dsm_calib_r0_2 Failed to get dsm_calib parameters from VPD with key dsm_calib_r0_2 and dsm_calib_temp_0 \_SB.PCI0.I2C4.RTTL: Realtek RT1011 Codec address 03ah failed to find key in VPD: dsm_calib_r0_3 Failed to get dsm_calib parameters from VPD with key dsm_calib_r0_3 and dsm_calib_temp_0 \_SB.PCI0.I2C4.RTTR: Realtek RT1011 Codec address 03bh \_SB.PCI0.SPI0.S001: SPI Device at SPI: 00 \_SB.PCI0.SPI1.CRFP: SPI Device at SPI: 01 EC returned error result code 1 EC returned error result code 1 EC returned error result code 1 PS2K: Bad resp from EC. Vivaldi disabled! \_SB.PCI0.XHCI.RHUB.HS01: Left Type-C Port at USB2 port 0 \_SB.PCI0.XHCI.RHUB.HS02: Right Type-C Port 1 at USB2 port 1 \_SB.PCI0.XHCI.RHUB.HS07: Camera at USB2 port 6 \_SB.PCI0.XHCI.RHUB.HS10: Bluetooth at USB2 port 9 \_SB.PCI0.XHCI.RHUB.SS01: Left Type-C Port at USB3 port 0 \_SB.PCI0.XHCI.RHUB.SS02: Right Type-C Port 1 at USB3 port 1 \_SB.PCI0.XHCI.RHUB.SS03: Left Type-A Port at USB3 port 2 \_SB.PCI0.XHCI.RHUB.SS04: Right Type-A Port 1 at USB3 port 3 ACPI: added table 2/32, length now 44 ACPI: * MCFG ACPI: added table 3/32, length now 48 ACPI: * TPM2 TPM2 log created at 99a2d000 ACPI: added table 4/32, length now 52 ACPI: * MADT SCI is IRQ9 ACPI: added table 5/32, length now 56 current = 99b43ac0 ACPI: * DMAR ACPI: added table 6/32, length now 60 ACPI: * IGD OpRegion GMA: Found VBT in CBFS GMA: Found valid VBT in CBFS ACPI: added table 7/32, length now 64 ACPI: * HPET ACPI: added table 8/32, length now 68 ACPI: done. ACPI tables: 31744 bytes. smbios_write_tables: 99a2c000 EC returned error result code 3 Couldn't obtain OEM name from CBI Create SMBIOS type 17 PCI: 00:00.0 (Intel Cannonlake) PCI: 00:14.3 (Intel WiFi) SMBIOS tables: 939 bytes. Writing table forward entry at 0x00000500 Wrote coreboot table at: 00000500, 0x10 bytes, checksum 4628 Writing coreboot table at 0x99b62000 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES 1. 0000000000001000-000000000009ffff: RAM 2. 00000000000a0000-00000000000fffff: RESERVED 3. 0000000000100000-0000000099a2bfff: RAM 4. 0000000099a2c000-0000000099baffff: CONFIGURATION TABLES 5. 0000000099bb0000-0000000099c0afff: RAMSTAGE 6. 0000000099c0b000-0000000099ffffff: CONFIGURATION TABLES 7. 000000009a000000-000000009f7fffff: RESERVED 8. 00000000e0000000-00000000efffffff: RESERVED 9. 00000000fc000000-00000000fc000fff: RESERVED 10. 00000000fe000000-00000000fe00ffff: RESERVED 11. 00000000fed10000-00000000fed17fff: RESERVED 12. 00000000fed80000-00000000fed83fff: RESERVED 13. 00000000fed90000-00000000fed91fff: RESERVED 14. 00000000feda0000-00000000feda1fff: RESERVED 15. 0000000100000000-000000045e7fffff: RAM Graphics framebuffer located at 0xc0000000 Passing 5 GPIOs to payload: NAME | PORT | POLARITY | VALUE write protect | undefined | high | low lid | undefined | high | high power | undefined | high | low oprom | undefined | high | low EC in RW | 0x000000cb | high | low Board ID: 4 FMAP: area COREBOOT found @ c08000 (4161536 bytes) CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) Wrote coreboot table at: 99b62000, 0x5bc bytes, checksum 6baa coreboot table: 1492 bytes. IMD ROOT 0. 99fff000 00001000 IMD SMALL 1. 99ffe000 00001000 FSP MEMORY 2. 99c4e000 003b0000 CONSOLE 3. 99c2e000 00020000 FMAP 4. 99c2d000 0000054e TIME STAMP 5. 99c2c000 00000910 VBOOT WORK 6. 99c18000 00014000 MRC DATA 7. 99c16000 00001958 ROMSTG STCK 8. 99c15000 00001000 AFTER CAR 9. 99c0b000 0000a000 RAMSTAGE 10. 99baf000 0005c000 REFCODE 11. 99b7a000 00035000 SMM BACKUP 12. 99b6a000 00010000 COREBOOT 13. 99b62000 00008000 ACPI 14. 99b3e000 00024000 ACPI GNVS 15. 99b3d000 00001000 RAMOOPS 16. 99a3d000 00100000 TPM2 TCGLOG17. 99a2d000 00010000 SMBIOS 18. 99a2c000 00000800 IMD small region: IMD ROOT 0. 99ffec00 00000400 FSP RUNTIME 1. 99ffebe0 00000004 EC HOSTEVENT 2. 99ffebc0 00000008 POWER STATE 3. 99ffeb80 00000040 ROMSTAGE 4. 99ffeb60 00000004 MEM INFO 5. 99ffe9a0 000001b9 VPD 6. 99ffe920 0000006c MTRR: Physical address space: 0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6 0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0 0x00000000000c0000 - 0x000000009b000000 size 0x9af40000 type 6 0x000000009b000000 - 0x00000000c0000000 size 0x25000000 type 0 0x00000000c0000000 - 0x00000000d0000000 size 0x10000000 type 1 0x00000000d0000000 - 0x0000000100000000 size 0x30000000 type 0 0x0000000100000000 - 0x000000045e800000 size 0x35e800000 type 6 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 call enable_fixed_mtrr() CPU physical address size: 39 bits MTRR: default type WB/UC MTRR counts: 6/8. MTRR: WB selected as default type. MTRR: 0 base 0x000000009b000000 mask 0x0000007fff000000 type 0 MTRR: 1 base 0x000000009c000000 mask 0x0000007ffc000000 type 0 MTRR: 2 base 0x00000000a0000000 mask 0x0000007fe0000000 type 0 MTRR: 3 base 0x00000000c0000000 mask 0x0000007ff0000000 type 1 MTRR: 4 base 0x00000000d0000000 mask 0x0000007ff0000000 type 0 MTRR: 5 base 0x00000000e0000000 mask 0x0000007fe0000000 type 0 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled call enable_fixed_mtrr() BS: BS_WRITE_TABLES times (ms): entry 0 run 9 exit 2 CPU physical address size: 39 bits FMAP: area COREBOOT found @ c08000 (4161536 bytes) MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 call enable_fixed_mtrr() MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 CPU physical address size: 39 bits call enable_fixed_mtrr() MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 call enable_fixed_mtrr() MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 CPU physical address size: 39 bits call enable_fixed_mtrr() CBFS @ c08000 size 3f8000 CBFS: 'COREBOOT Locator' located CBFS at [c08000:1000000) CPU physical address size: 39 bits CBFS: Locating 'fallback/payload' CPU physical address size: 39 bits CBFS: Found @ offset 1c96c0 size 3f798 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 call enable_fixed_mtrr() MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 CPU physical address size: 39 bits call enable_fixed_mtrr() Checking segment from ROM address 0xffdd16f8 CPU physical address size: 39 bits Checking segment from ROM address 0xffdd1714 Loading segment from ROM address 0xffdd16f8 code (compression=0) New segment dstaddr 0x30000000 memsize 0x657430 srcaddr 0xffdd1730 filesize 0x3f760 Loading Segment: addr: 0x30000000 memsz: 0x0000000000657430 filesz: 0x000000000003f760 it's not compressed! [ 0x30000000, 3003f760, 0x30657430) <- ffdd1730 Clearing Segment: addr: 0x000000003003f760 memsz: 0x0000000000617cd0 Loading segment from ROM address 0xffdd1714 Entry Point 0x30000000 Loaded segments Finalizing chipset. Finalizing SMM. BS: BS_PAYLOAD_LOAD times (ms): entry 0 run 88 exit 5 mp_park_aps done after 0 msecs. Jumping to boot code at 30000000(99b62000) CPU0: stack: 99bf9000 - 99bfa000, lowest used address 99bf99d8, stack used: 1576 bytes Starting depthcharge on Helios... WARNING: can't convert coreboot GPIOs, 'lid' won't be resampled at runtime! WARNING: can't convert coreboot GPIOs, 'power' won't be resampled at runtime! board_setup: Info: eMMC controller not present; skipping New NVMe Controller 0x30053ac0 @ 00:1d:00 board_setup: Info: SDHCI controller not present; skipping vboot_create_vbsd: creating legacy VbSharedDataHeader structure Wipe memory regions: [0x00000000001000, 0x000000000a0000) [0x00000000100000, 0x00000030000000) [0x00000030657430, 0x00000099a2c000) [0x00000100000000, 0x0000045e800000) R8152: Initializing Version 9 (ocp_data = 6010) R8152: Done initializing Adding net device R8152: Initializing Version 6 (ocp_data = 5c30) R8152: Done initializing net_add_device: Attemp to include the same device [firmware-hatch-12672.B-collabora] Jul 21 2021 08:27:58 hatch: tftpboot 192.168.201.1 9975630/tftp-deploy-nhxajn52/kernel/bzImage 9975630/tftp-deploy-nhxajn52/kernel/cmdline 9975630/tftp-deploy-nhxajn52/ramdisk/ramdisk.cpio.gz tftpboot 192.168.201.1 9975630/tftp-deploy-nhxajn52/kernel/bzImaoy-nhxajn52/kernel/cmdline 9975630/tftp-deploy-nhxajn52/ramdisk/ramdisk.cpio.gz Waiting for link done. MAC: 00:24:32:50:1a:5f Sending DHCP discover... done. Waiting for reply... done. Sending DHCP request... done. Waiting for reply... done. My ip is 192.168.201.21 The DHCP server ip is 192.168.201.1 TFTP server IP predefined by user: 192.168.201.1 Bootfile predefined by user: 9975630/tftp-deploy-nhxajn52/kernel/bzImage Sending tftp read request... done. Waiting for the transfer... 00000000 ################################################################ 00080000 ################################################################ 00100000 ################################################################ 00180000 ################################################################ 00200000 ################################################################ 00280000 ################################################################ 00300000 ################################################################ 00380000 ################################################################ 00400000 ################################################################ 00480000 ################################################################ 00500000 ################################################################ 00580000 ################################################################ 00600000 ################################################################ 00680000 ################################################################ 00700000 ################################################################ 00780000 ################################################################ 00800000 ################################################################ 00880000 ################################################################ 00900000 ################################################################ 00980000 ################################################################ 00a00000 ############################################## done. The bootfile was 10854400 bytes long. Sending tftp read request... done. Waiting for the transfer... 00000000 ################################################################ 00080000 ################################################################ 00100000 ################################################################ 00180000 ################################################################ 00200000 ################################################################ 00280000 ################################################################ 00300000 ################################################################ 00380000 ################################################################ 00400000 ################################################################ 00480000 ################################################################ 00500000 ################################################################ 00580000 ################################################################ 00600000 ################################################################ 00680000 ##### done. Sending tftp read request... done. Waiting for the transfer... 00000000 # done. Command line loaded dynamically from TFTP file: 9975630/tftp-deploy-nhxajn52/kernel/cmdline The command line is: earlyprintk=uart8250,mmio32,0xfedc6000,115200n8 console=ttyS0,115200n8 root=/dev/nfs rw nfsroot=192.168.201.1:/var/lib/lava/dispatcher/tmp/9975630/extract-nfsrootfs-vf5qv7c8,tcp,hard ip=dhcp tftpserverip=192.168.201.1 ec_init(0): CrosEC protocol v3 supported (256, 256) Shutting down all USB controllers. Removing current net device Finalizing coreboot Exiting depthcharge with code 4 at timestamp: 30318790 Starting kernel ...